nielit map

राष्ट्रीय इलेक्ट्रॉनिकी एवं सूचना प्रौद्योगिकी संस्थान ,औरंगाबाद

National Institute of Electronics & Information Technology,Aurangabad

Ministry of Electronics & Information Technology
Government of India


NIELIT Internship in 'VLSI & SoC Design' under C2S ,MeitY Program

10 May 2024

NIELIT Aurangabad internship program in 'VLSI & SoC Design' of 5 weeks duration in hybrid mode was inaugurated by Executive Director Dr. Jayaraj U.Kidav on 10/05/2024. Total of 15 Students from Lakiready Bali Reddy college of engineering (LBRCE),  Mylavaram, Andhra Pradesh registered for this internship program. Students gets deep knowledge about Verilog RTL Coding, CMOS Inverter Fabrication & Design Rules, Overview of FPGA Architecture, Design Entry, Synthesis , Placement & Routing ,SoC Design & RTL  Verification Techniques etc by performing practicals on Latest FPGA Boards. Mr. Saurabh Kesari, Scientist - C is the Coordinator & Mr. Shashank Singh is the Co-coordinator of this internship program.