

**Curriculum  
Scheme & Syllabi  
for M.Tech Course in  
EMBEDDED SYSTEMS  
of  
Kerala Technological University**

**(With Effect from the Academic Year 2015 onwards)**

## Scheme of M.Tech. Programme in EMBEDDED SYSTEMS

(With Effect from the Academic Year 2015 onwards)

### Semester 1 (Credits 23)

| Sl No | Course Code | Name of the Subject                                  | Hours / Week |          |          | Internal Marks | End Semester Exam |         | Total Marks | Credits   |
|-------|-------------|--|--------------|----------|----------|----------------|-------------------|---------|-------------|-----------|
|       |             |  | L            | T        | P        |                | Marks             | Dur (h) |             |           |
| 1.    | ES 15 101   | System Design using Embedded Processors              | 3            | 1        | 0        | 50             | 50                | 3       | 100         | 4         |
| 2.    | ES 15 102   | Advanced Engineering Mathematics                     | 3            | 1        | 0        | 50             | 50                | 3       | 100         | 4         |
| 3.    | ES 15 103   | Embedded Programming                                 | 3            | 1        | 0        | 50             | 50                | 3       | 100         | 4         |
| 4.    | ES 15 104   | Advanced Digital System Design                       | 3            | 0        | 0        | 50             | 50                | 3       | 100         | 3         |
| 5.    | ES 15 105   | Elective I   | 3            | 0        | 0        | 50             | 50                | 3       | 100         | 3         |
| 6.    | ES 15 106   | Research Methodology                                 | 1            | 1        | 0        | 100            | 0                 | 0       | 100         | 2         |
| 7.    | ES 15 107   | Seminar  | 0            | 0        | 2        | 100            | 0                 | 0       | 100         | 2         |
| 8.    | ES 15 108   | System Design using Embedded Processors - Laboratory | 0            | 0        | 2        | 100            | 0                 | 0       | 100         | 1         |
|       |             | <b>Total</b>   | <b>16</b>    | <b>3</b> | <b>4</b> | <b>550</b>     | <b>250</b>        |         | <b>800</b>  | <b>23</b> |
|       |             | <b>Elective I</b>                                    |              |          |          |                | -                 |         |             |           |
| 1.    | A           | Electronic System Design                             |              |          |          |                |                   |         |             |           |
| 2.    | B           | Wireless Sensor Networks                             |              |          |          |                |                   |         |             |           |
| 3.    | C           | Advanced Data Communications                         |              |          |          |                |                   |         |             |           |
| 4.    | D           | Software Engineering                                 |              |          |          |                |                   |         |             |           |

### Semester 2 (Credits 19)

| Sl No | Course Code | Name of the Subject                                      | Hours / Week |          |          | Internal Marks | End Semester Exam |         | Total Marks | Credits   |
|-------|-------------|--|--------------|----------|----------|----------------|-------------------|---------|-------------|-----------|
|       |             |  | L            | T        | P        |                | Marks             | Dur (h) |             |           |
| 1.    | ES 15 201   | Embedded OS & RTOS                                       | 3            | 1        | 0        | 50             | 50                | 3       | 100         | 4         |
| 2.    | ES 15 202   | Design of Digital Signal Processing Systems              | 3            | 0        | 0        | 50             | 50                | 3       | 100         | 3         |
| 3.    | ES 15 203   | Product Design and Quality Management                    | 3            | 0        | 0        | 50             | 50                | 3       | 100         | 3         |
| 4.    | ES 15 204   | Elective - II  | 3            | 0        | 0        | 50             | 50                | 3       | 100         | 3         |
| 5.    | ES 15 205   | Elective - III   | 3            | 0        | 0        | 50             | 50                | 3       | 100         | 3         |
| 6.    | ES 15 206   | Mini Project   | 0            | 0        | 4        | 100            | 0                 | 0       | 100         | 2         |
| 7.    | ES 15 207   | Design of Digital Signal Processing Systems - Laboratory | 0            | 0        | 2        | 100            | 0                 | 0       | 100         | 1         |
|       |             | <b>Total</b>   | <b>15</b>    | <b>0</b> | <b>6</b> | <b>450</b>     | <b>250</b>        |         | <b>700</b>  | <b>19</b> |
|       |             | <b>Elective II &amp; III</b>                             |              |          |          |                |                   |         |             |           |
| 1.    | A           | Internet of Things (IoT)                                 |              |          |          |                |                   |         |             |           |
| 2.    | B           | Multimedia Compression Techniques                        |              |          |          |                |                   |         |             |           |
| 3.    | C           | Information Security                                     |              |          |          |                |                   |         |             |           |
| 4.    | D           | ASIC & SOC   |              |          |          |                |                   |         |             |           |
| 5.    | E           | High Speed Digital Design                                |              |          |          |                |                   |         |             |           |
| 6.    | F           | Embedded Applications in Power Conversion                |              |          |          |                |                   |         |             |           |
| 7.    | G           | Advanced Networking Technologies                         |              |          |          |                |                   |         |             |           |
| 8.    | H           | Electronic Packaging                                     |              |          |          |                |                   |         |             |           |

L – Lecture, T- Tutorial, P – Practical

### Semester 3 (Credits 14)

| Sl No | Course Code | Name of the Subject               | Hours / Week |          |           | Internal Marks |    | End Semester Exam |            | Total Marks | Credits    |           |
|-------|-------------|-----------------------------------|--------------|----------|-----------|----------------|----|-------------------|------------|-------------|------------|-----------|
|       |             |                                   | L            | T        | P         | Guide          | EC | Marks             | Dur (h)    |             |            |           |
| 1.    | ES 15 301   | Elective IV                       | 3            | 0        | 0         |                |    | 50                | 50         | 3           | 100        | 3         |
| 2.    | ES 15 302   | Elective V                        | 3            | 0        | 0         |                |    | 50                | 50         | 3           | 100        | 3         |
| 3.    | ES 15 303   | Seminar                           | 0            | 0        | 2         |                |    | 100               | 0          | 0           | 100        | 2         |
| 4.    | ES 15 304   | Master Research Project Phase I   | 0            | 0        | 16        |                |    |                   | 0          | 0           |            | 6         |
|       |             |                                   |              |          |           |                |    | 20                | 30         |             | 50         |           |
|       |             | <b>Total</b>                      | <b>6</b>     | <b>0</b> | <b>18</b> |                |    | <b>250</b>        | <b>100</b> |             | <b>350</b> | <b>14</b> |
|       |             | <b>Elective IV &amp; V</b>        |              |          |           |                |    |                   |            |             |            |           |
| 1.    | A           | Wireless Technologies             |              |          |           |                |    |                   |            |             |            |           |
| 2.    | B           | Automotive Electronics            |              |          |           |                |    |                   |            |             |            |           |
| 3.    | C           | Mixed Signal System Design        |              |          |           |                |    |                   |            |             |            |           |
| 4.    | D           | Robotics and Machine Vision       |              |          |           |                |    |                   |            |             |            |           |
| 5.    | E           | Electronic Instrumentation Design |              |          |           |                |    |                   |            |             |            |           |
| 6.    | F           | Advanced Digital Communications   |              |          |           |                |    |                   |            |             |            |           |
| 7.    | G           | VLSI Signal Processing            |              |          |           |                |    |                   |            |             |            |           |
| 8.    | H           | Cloud Computing                   |              |          |           |                |    |                   |            |             |            |           |

### Semester 4 (Credits 12)

| Sl No | Course Code | Name of the Subject              | Hours / Week |          |           | Internal Marks |            |             | End Semester Exam |         | Total Marks | Credits   |
|-------|-------------|----------------------------------|--------------|----------|-----------|----------------|------------|-------------|-------------------|---------|-------------|-----------|
|       |             |                                  | L            | T        | P         | Guide          | Ext expert | EC          | Marks             | Dur (h) |             |           |
| 1.    | ES 15 401   | Master Research Project Phase II | 0            | 0        | 24        |                |            |             | 0                 | 0       |             | 12        |
|       |             |                                  |              |          |           |                |            |             |                   |         | 100         |           |
|       |             | <b>Total</b>                     | <b>0</b>     | <b>0</b> | <b>24</b> |                |            | <b>100</b>  | <b>0</b>          |         | <b>100</b>  | <b>12</b> |
|       |             | <b>Grand Total</b>               |              |          |           |                |            | <b>1350</b> | <b>600</b>        |         | <b>1950</b> | <b>68</b> |

EC-Evaluation Committee, L – Lecture, T- Tutorial, P – Practical,

Teaching assistance of 6 hours/week in all semesters for GATE students

# Examination Pattern

## 1. Theory Subjects

The examination pattern for all theory subjects is as given below.

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## 2. Laboratory Subjects

The details of the internal assessment for each laboratory subject are as given below.

|                                    |                  |
|------------------------------------|------------------|
| Mid Term Internal Test             | 40 Marks         |
| Laboratory Experiments & Viva Voce | 10 Marks         |
| Final Internal Test                | 50 Marks         |
| <b>Total</b>                       | <b>100 Marks</b> |

## 3. Seminar/ Mini Projects

Seminar shall be evaluated by the evaluation committee based on the relevance of topic, content depth and breadth, communication skill, question answering etc on the power point presentation of the topic by the student.

Mini Projects shall be evaluated by the evaluation committee based on the demonstration of the project as well as power point presentation of the same.

# FIRST SEMESTER

## ES 15 101 SYSTEM DESIGN USING EMBEDDED PROCESSORS

*Maximum Marks – 100; Credits - 4*

| Modules  | Hours |
|--|-------|
| <p><b>Module 1</b></p> <p><b>Embedded Concepts</b><br/>Introduction to embedded systems, Application Areas, Categories of embedded systems, Overview of embedded system architecture, Specialties of embedded systems, recent trends in embedded systems, Architecture of embedded systems, Hardware architecture, Software architecture, Application Software, Communication Software, Development and debugging Tools.</p> <p><b>ARM Architecture</b><br/>Background of ARM Architecture, Architecture Versions, Processor Naming, Instruction Set Development, Thumb-2 and Instruction Set Architecture.</p>  | 10    |
| <p><b>Module 2</b></p> <p><b>Overview of Cortex-M3</b><br/><b>Cortex-M3 Basics:</b> Registers, General Purpose Registers, Stack Pointer, Link Register, Program Counter, Special Registers, Operation Mode, Exceptions and Interrupts, Vector Tables, Stack Memory Operations, Reset Sequence.</p> <p><b>Instruction Sets:</b> Assembly Basics, Instruction List, Instruction Descriptions.</p> <p><b>Cortex-M3 Implementation Overview:</b> Pipeline, Block Diagram, Bus Interfaces on Cortex-M3, I-Code Bus, D-Code Bus, System Bus, External PPB and DAP Bus.</p> <p><b>Exceptions:</b> Exception Types, Priority, Vector Tables, Interrupt Inputs and Pending Behavior, Fault Exceptions, Supervisor Call and Pendable Service Call.</p> <p><b>NVIC:</b> Nested Vectored Interrupt Controller Overview, Basic Interrupt Configuration, Software Interrupts and SYSTICK Timer.</p> <p><b>Interrupt Behavior:</b> Interrupt/Exception Sequences, Exception Exits, Nested Interrupts, Tail-Chaining Interrupts, Late Arrivals and Interrupt Latency</p> | 12    |
| <p><b>Module 3</b></p> <p><b>Cortex-M3/M4 Programming:</b><br/><b>Cortex-M3/M4 Programming:</b> Overview, Typical Development Flow, Using C, CMSIS (Cortex Microcontroller Software Interface Standard), Using Assembly.</p>   | 9     |

|   |           |
|---|-----------|
| <p><b>Exception Programming:</b> Using Interrupts, Exception/Interrupt Handlers, Software Interrupts, Vector Table Relocation.</p> <p><b>Memory Protection Unit and other Cortex-M3 features:</b> MPU Registers, Setting Up the MPU, Power Management, Multiprocessor Communication.</p>  |           |
| <p><b>Module 4</b><br/> <b>Cortex-M3/M4 Microcontroller</b></p> <p><b>STM32L15xxx ARM Cortex M3/M4 Microcontroller:</b> Memory and Bus Architecture, Power Control, Reset and Clock Control.</p> <p><b>STM32L15xxx Peripherals:</b> GPIOs, System Configuration Controller, NVIC, ADC, Comparators, GP Timers, USART.</p> <p><b>Development &amp; Debugging Tools:</b><br/> Software and Hardware tools like Cross Assembler, Compiler, Debugger, Simulator, In-Circuit Emulator (ICE), Logic Analyzer etc.</p> | 8         |
| Tutorial  | 13        |
| <b>Total Hours</b>  | <b>52</b> |

#### TEXT BOOKS:

1. The Definitive Guide to the ARM Cortex-M3, Joseph Yiu, Second Edition, Elsevier Inc. 2010.
2. Embedded/Real Time Systems Concepts, Design and Programming Black Book, Prasad, KVK.
3. David Seal “ARM Architecture Reference Manual”, 2001 Addison Wesley, England; Morgan Kaufmann Publishers
4. Andrew N Sloss, Dominic Symes, Chris Wright, “ARM System Developer's Guide - Designing and Optimizing System Software”, 2006, Elsevier.

#### REFERENCES:

1. Steve Furber, “ARM System-on-Chip Architecture”, 2<sup>nd</sup> Edition, Pearson Education
2. Cortex-M series-ARM Reference Manual
3. Cortex-M3 Technical Reference Manual (TRM)
4. STM32L152xx ARM Cortex M3 Microcontroller Reference Manual
5. ARM Company Ltd. “ARM Architecture Reference Manual– ARM DDI 0100E”
6. ARM v7-M Architecture Reference Manual (ARM v7-M ARM).
7. Ajay Deshmukh, “Microcontroller - Theory & Applications”, Tata McGraw Hill
8. Arnold. S. Berger, “Embedded Systems Design - An introduction to Processes, Tools and Techniques”, Easwer Press

9. Raj Kamal, “Microcontroller - Architecture Programming Interfacing and System Design” 1<sup>st</sup> Edition, Pearson Education
10. P.S Manoharan, P.S. Kannan, “Microcontroller based System Design”, 1<sup>st</sup> Edition, Scitech Publications

In addition, manufacturers Device data sheets and application notes are to be referred to get practical and application oriented information.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks**

**Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## ES 15 102 ADVANCED ENGINEERING MATHEMATICS

Maximum Marks – 100; Credits - 4

| Modules   | Hours     |
|---|-----------|
| <b>Module 1 : Linear Algebra</b><br>Linear Equations and Matrix Algebra: Fields; system of linear equations, and its solution sets; elementary row operations and echelon forms; matrix operations; invertible matrices, LU-factorization Vector Spaces: Vector spaces; subspaces; bases ; dimension; coordinates   | 10        |
| <b>Module 2 : Linear Transforms</b><br>Orthogonality: Orthogonal Vectors and Subspaces, Cosines and Projections onto lines, Projections and least squares, Orthogonal Bases and Gram-Schmidt orthogonalization. Linear Systems and Shift invariance, The Laplace Transform, Properties, The Fourier Transform, Properties of Fourier Transform, Fourier Transform of Sequence(Fourier Series) and its properties, Z Transform and its properties. | 10        |
| <b>Module3: Digital Transforms and Arithmetic</b><br>Introduction, 2D orthogonal & unitary transforms, Properties of unitary transforms, 1D and 2D- DFT, Walsh, Hadamard Transform, Haar Transform, SVD Transform. Digital Arithmetic: Fixed and Floating point representation, IEEE 754 Floating point standards, Floating point arithmetic operations.  | 10        |
| <b>Module 4: Wavelet Transform</b><br>Wavelet Transform: Continuous: introduction, C-T wavelets, properties, inverse CWT. Discrete Harr Wavelet Transform and orthogonal wavelet decomposition using Harr Wavelets.   | 9         |
| Tutorial  | 13        |
| <b>Total Hours</b>  | <b>52</b> |

### TEXT BOOKS:

1. “Linear Algebra and its Applications”, David C. Lay, 3rd edition, Pearson Education (Asia) Pte. Ltd, 2005
2. Digital Arithmetic, Milos D. Ercegovac, Tomas Lang, Elsevier
3. “Fundamentals of Digital Image Processing”, Anil K. Jain, PHI, New Delhi
4. Digital Signal Processing: a practical approach, Emmanuel C Ifeachor, W Barrie Jervis, Pearson Education (Singapore) Pte. Ltd., Delhi

5. Wavelet transforms-Introduction to theory and applications, Raghuvveer M.Rao and Ajit S. Bapardikar, Person Education
6. Linear Algebra and its Applications, GilbertStrang.

**REFERENCE BOOKS:**

1. Schaum's Outline for Advanced Engineering Mathematics for Engineers and Scientists , Murray R. Spiegel, MGH Book Co., New York
2. Advanced Engineering Mathematics, Erwin Kreyszing, John Wiley & Sons, NEW YORK
3. Advanced Engineering Mathematics, JAIN, R K,IYENGAR, S R K, Narosa, NEW YORK
4. Signal processing with fractals: a Wavelet - based approach, Wornell, Gregory, PH, PTR, NEW JERSEY
5. Wavelet a primer, Christian Blatter, Universities press (India) limited, Hyderabad

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks**

**Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## ES 15 103 EMBEDDED PROGRAMMING

*Maximum Marks – 100; Credits - 4*

| Modules   | Hours     |
|---|-----------|
| <p><b>Module 1: Embedded OS Fundamentals (Linux)</b></p> <p>Introduction: Operating System Fundamentals, General Linux Architecture, Linux Kernel, Linux file systems, ROOTFS, Sysfs and Procs,</p> <p>Embedded Linux: Booting Process in Linux, boot loaders, U-boot, Kernel Images, Linux File systems.</p> <p>GNU Tools: gcc, gdb, gprof, Makefiles</p>  | 8         |
| <p><b>Module 2: Embedded C Programming</b></p> <p>Review of data types –scalar types-Primitive types-Enumerated types-Subranges, Structure types-character strings –arrays- Functions</p> <p>Introduction to Embedded C-Introduction, Data types Bit manipulation, Interfacing C with Assembly.</p> <p>Embedded programming issues - Reentrancy, Portability, Optimizing and testing embedded C programs.</p> <p>Modelling Language for Embedded Systems: Modeling and Analysis of Real-Time and Embedded systems</p> | 10        |
| <p><b>Module 3: Embedded Applications using Data structures</b></p> <p>Linear data structures– Stacks and Queues Implementation of stacks and Queues- Linked List - Implementation of linked list, Sorting, Searching, Insertion and Deletion, Nonlinear structures – Trees and Graphs</p> <p>Object Oriented programming basics using C++ and its relevance in Embedded systems.</p>   | 12        |
| <p><b>Module 4: Scripting Languages for Embedded Systems</b></p> <p>Shell scripting, Programming basics of Python, Comparison of scripting languages</p>  | 9         |
| Tutorial  | 13        |
| <b>Total Hours</b>  | <b>52</b> |

Note: Prior knowledge of basic C programming is necessary to study this subject

## TEXT BOOKS:

1. C Programming language, Kernighan, Brian W, Ritchie, Dennis M
2. "Embedded C", Michael J. Pont, Addison Wesley

## REFERENCE BOOKS:

1. "Exploring C for Microcontrollers- A Hands on Approach", Jivan S. Parab, Vinod G. Shelake, Rajanish K. Kamot, and Gourish M. Naik, Springer.
2. Daniel W. Lewis, "Fundamentals of embedded software where C and assembly meet", Pearson Education, 2002.
3. Bruce Powel Douglas, "Real time UML, second edition: Developing efficient objects for embedded systems", 3rd Edition 1999, Pearson Education. 3. Steve Heath, "Embedded system design", Elsevier, 2003.
4. David E. Simon, "An Embedded Software Primer", Pearson Education, 2003.
5. The Complete Reference C++, Herbert Schildt, TMH
6. C++ programming language, Bjarne Stroustrup, Addison-Wesley
7. GNU C++ For Linux, Tom Swan, Prentice Hall India
8. Object Oriented programming in C++, Robert Lafore, Galgotia publications
9. Operating System Concepts, Peter B. Galvin, Abraham Silberschatz, Gerg Gagne, Wiley Publishers
10. GNU/LINUX Application Programming, Jones, M Tims

## Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

## End Semester Examination: 50 marks

### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## ES 15 104 ADVANCED DIGITAL SYSTEM DESIGN

*Maximum Marks – 100; Credits - 3*

| Topics   | Hours     |
|--|-----------|
| <p><b>Module 1</b><br/> <b>Introduction to Digital Design</b> Combinational Circuit Design, Synchronous Sequential Circuit Design - Mealy and Moore model, State machine design, Analysis of Synchronous sequential circuit, State equivalence, State Assignment and Reduction, Analysis of Asynchronous Sequential Circuit, flow table reduction, races, state assignment, Design of Asynchronous Sequential Circuit, Designing with PLDs – Overview of PLDs – ROMs, EPROMs – PLA – PAL - Gate Arrays – CPLDs and FPGAs, Designing with ROMs - Programmable Logic Arrays - Programmable Array logic, PAL series 16 &amp; 22 – PAL22V10 - Design examples.</p> | 12        |
| <p><b>Module 2</b><br/> <b>VHDL</b> Basics - Introduction to HDL - Behavioral modeling - Data flow modeling - Structural modeling - Basic language elements – Entity – Architecture - Configurations - Subprograms &amp; operator overloading - Packages and libraries – Test Bench - Advanced Features - Model simulation - Realization of combinational and sequential circuits using HDL – Registers – Flip flops - counters – Shift registers – Multiplexers - sequential machine – Multiplier – Divider, Introduction to Synthesis and Synthesis Issues.</p>  | 12        |
| <p><b>Module 3</b><br/> <b>Testing, Fault Modelling And Test Generation</b> - Introduction to testing – Faults in Digital Circuits – Modelling of faults – Logical Fault Models – Fault detection – Fault Location – Fault dominance – Logic simulation – Test generation for combinational logic circuits – Testable combinational logic circuit design, Introduction to Design for Testability, BST</p>  | 7         |
| <p><b>Module 4</b><br/> <b>FPGA</b> - FPGAs - Logic blocks, Routing architecture, Design flow technology - mapping for FPGAs, Xilinx FPGA Architecture, Xilinx XC4000 - ALTERA's FLEX 8000, Design flow for FPGA Design, Case studies: Virtex II Pro.</p>  | 8         |
| <b>Total Hours</b>   | <b>39</b> |

## TEXT BOOKS:

1. Parag K. Lala, "Digital System Design using programmable Logic Devices", Prentice Hall, NJ, 1994
2. Geoff Bestock, "FPGAs and programmable LSI; A Designers Handbook", Butterworth Heinemann, 1996
3. Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman, "Digital Systems Testing and Testable Design", John Wiley & Sons Inc.
4. Parag K.Lala "Fault Tolerant and Fault Testable Hardware Design" B S Publications, 2002
5. J. Bhasker, "A VHDL Primer", Addison-Weseley Longman Singapore Pte Ltd. 1992

## REFERENCE BOOKS

1. Jesse H. Jenkins, "Designing with FPGAs and CPLDs", Prentice Hall, NJ,1994
2. Fundamentals of Logic Design – Charles H. Roth, 5th ed., Cengage Learning.
3. Kevin Skahill, "VHDL for Programmable Logic", Addison -Wesley, 1996
4. Z. Navabi, "VHDL Analysis and Modeling of Digital Systems", McGRAW-Hill, 1998
5. Digital Circuits and Logic Design – Samuel C. Lee , PHI
6. Smith, "Application Specific Integrated Circuits", Addison-Wesley, 1997
7. P.K. Lala, "Digital Circuit Testing and Testability", Academic Press, 2002

In addition, manufacturers Device data sheets and application notes are to be referred to get practical and application oriented information.

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

#### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

# ES 15 105 - ELECTIVE I

## A - ELECTRONIC SYSTEM DESIGN

Maximum Marks – 100; Credits - 3

| Modules   | Hours |
|---|-------|
| <p><b>Module 1</b></p> <p><u>Practical Analog &amp; Mixed Signal Circuit Design Issues and Techniques:</u><br/>Passive components: Understanding and interpreting data sheets and specifications of various passive and active components, non-ideal behavior of passive components,.<br/><br/>Op amps: DC performance of op amps: Bias, offset and drift. AC Performance of operational amplifiers: band width, slew rate and noise. Properties of a high quality instrumentation amplifier. Design issues affecting dc accuracy &amp; error budget analysis in instrumentation amplifier applications. Isolation amplifier basics. Active filters: design of low pass, high pass and band pass filters.<br/><br/>ADCs and DACs: Characteristics, interfacing to microcontrollers. Selecting an ADC.<br/><br/>Power supplies: Characteristics, design of full wave bridge regulated power supply. Circuit layout and grounding in mixed signal system.</p> | 10    |
| <p><b>Module 2</b></p> <p><u>Practical Logic Circuit Design Issues and Techniques:</u><br/>Understanding and interpreting data sheets &amp; specifications of various CMOS&amp; BiCMOS family Logic devices. Electrical behavior (steady state &amp; dynamic) of CMOS&amp; BiCMOS family logic devices.<br/><br/>Benefits and issues on migration of 5-volt and 3.3 volt logic to lower voltage supplies. CMOS/TTL Interfacing Basic design considerations for live insertion. JTAG/IEEE 1149.1 design considerations.<br/><br/>Design for testability, Estimating digital system reliability. Digital circuit layout and grounding. PCB design guidelines for reduced EMI.</p>   | 10    |
| <p><b>Module 3</b></p> <p><u>Electromagnetic Compatibility (EMC):</u><br/>Designing for (EMC), EMC regulations, typical noise path, methods of noise coupling,</p>  | 9     |

|   |           |
|---|-----------|
| <p>methods of reducing interference in electronic systems.</p> <p><u>Cabling of Electronic Systems:</u><br/>Capacitive coupling, effect of shield on capacitive coupling, inductive coupling, effect of shield on inductive coupling, effect of shield on magnetic coupling, magnetic coupling between shield and inner conductor, shielding to prevent magnetic radiation, shielding a receptor against magnetic fields, coaxial cable versus shielded twisted pair, ribbon cables.</p> <p><u>Grounding of Electronic Systems:</u> Safety grounds, signal grounds, single-point ground systems, multipoint-point ground systems, hybrid grounds, functional ground layout, practical low frequency grounding, hardware grounds, grounding of cable shields, ground loops, shield grounding at high frequencies.</p>  |           |
| <p><b>Module 4</b></p> <p><u>Balancing &amp; Filtering in Electronic Systems:</u> Balancing, power line filtering, power supply decoupling, decoupling filters, high frequency filtering, system bandwidth.</p> <p><u>Protection Against Electrostatic Discharges (ESD):</u><br/>Static generation, human body model, static discharge, ESD protection in equipment design, software and ESD protection, ESD versus EMC.</p> <p><u>Packaging &amp; Enclosures of Electronic System:</u> Effect of environmental factors on electronic system (environmental specifications), nature of environment and safety measures. Packaging's influence and its factors.</p> <p><u>Cooling in/of Electronic System:</u> Heat transfer, approach to thermal management, mechanisms for cooling, operating range, basic thermal calculations, cooling choices, heat sink selection.</p> | 10        |
| <b>Total Hours</b>  | <b>39</b> |

**TEXT BOOKS:**

1. Electronic Instrument Design, 1<sup>st</sup> edition; by: Kim R.Fowler; Oxford University Press.
2. Noise Reduction Techniques in Electronic Systems, 2nd edition; by: Henry W.Ott; John Wiley & Sons.
3. Digital Design Principles& Practices, 3rd edition by: John F. Wakerly; Prentice Hall International, Inc.
4. Operational Amplifiers and linear integrated circuits, 3rd edition by: Robert F. Coughlin; Prentice Hall International, Inc
5. Intuitive Analog circuit design by: Mark.T Thompson; Published by Elsevier

## REFERENCES:

1. Printed Circuit Boards - Design & Technology, 1<sup>st</sup> edition; by: W Bosshart; Tata McGraw Hill.
2. A Designer's Guide to Instrumentation Amplifiers; by: Charles Kitchin and Lew Counts; Seminar Materials @ <http://www.analog.com>
3. Errors and Error Budget Analysis in Instrumentation Amplifier Applications; by: Eamon Nash; Application note AN-539@ <http://www.analog.com>
4. Practical Analog Design Techniques; by: Adolfo Garcia and Wes Freeman; Seminar Materials@ <http://www.analog.com>
5. Selecting An A/D Converter; by:Larry Gaddy; Application bulletin @ <http://www.Ti.com>
6. Benefits and issues on migration of 5-volt and 3.3 volt logic to lower voltage supplies; Application note SDAA011A@ <http://www.Ti.com>
7. JTAG/IEEE 1149.1 deigns considerations; Application note SCTA029@ <http://www.Ti.com>
8. Live Insertion; Application note SDYA012@ <http://www.Ti.com>
9. PCB Design Guidelines For Reduced EMI; Application note SZZA009@ <http://www.Ti.com>

In addition, National & International journals in the related topics, manufacturer's device data sheets and application notes are to be referred to get practical application oriented information.

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

#### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## B - WIRELESS SENSOR NETWORKS

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <p><b>Module 1:</b></p> <p>Issues in Ad Hoc Wireless Networks: Medium Acces Scheme-Routing-Multicasting-Transport Layer Protocols-Self Organization-Security-Addressing and Service Discovery Energy management-Scalability-Deployment Considerations, Ad Hoc Wireless Internet. Sensor Networks Comparison with Adhoc wireless networks-Challenges for WSNs - Difference between sensor networks and Traditional sensor networks –Types of Applications –Enabling Technologies for Wireless Sensor Networks –Single Node Architectures –Hardware Components – Energy Consumption of Sensor Nodes, Issues in Designing a Multicast Routing Protocol. OS for WSN.</p> | 12        |
| <p><b>Module 2:</b> Sensor Network Architecture Data Dissemination-Flooding and Gossiping-Data gathering Sensor Network Scenarios –Optimization Goals and Figures of Merit – Design Principles for WSNs- Gateway Concepts – Need for gateway – WSN to Internet Communication – Internet to WSN Communication –WSN Tunneling.</p>   | 9         |
| <p><b>Module 3:</b></p> <p>MAC Protocols MAC Protocols for Sensor Networks -Location Discovery-Quality of Sensor Networks-Evolving Standards-Other Issues- Low duty cycle and wake up concepts- The IEEE 802.15.4 MAC Protocols Energy Efficiency -Geographic Routing Mobile nodes</p>   | 9         |
| <p><b>Module 4:</b></p> <p>Routing Gossiping and Agent based Unicast Forwarding-Energy Efficient Unicast-Broadcast and Multicast Geographic Routing-Mobile nodes-Security-Application Specific Support - Target detection and tracking-Contour/ edge detection-Field Sampling.</p>   | 9         |
| <b>Total Hours</b>   | <b>39</b> |

## **TEXT BOOKS:**

1. Holger Karl and Andreas Wiilig, "Protocols and Architectures for Wireless Sensor Networks" John Wiley & Sons Limited 2008.
2. I.F .Akyildiz and Weillian, "A Survey on Sensor Networks",IEEE Communication Magazine, August 2007.

## **REFERENCES:**

1. Wilson , "Sensor Technology hand book," Elsevier publications 2005.
2. Anna Hac "Wireless Sensor Networks Design," John Wiley& Sons Limited Publications 2003.
3. C.Siva Ram Murthy and B.S.Manoj "Ad Hoc Wireless Networks," Pearson Edition 2005.

In addition, manufacturers Device data sheets, IEEE publications and application notes are to be referred to get practical and application oriented information.

### **Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### **End Semester Examination: 50 marks**

#### **Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## C - ADVANCED DATA COMMUNICATIONS

*Maximum Marks – 100; Credits - 3*

| Modules   | Hours     |
|---|-----------|
| <p><b>Module 1:</b> Digital Modulation Schemes: BPSK, QPSK, 8PSK, 16PSK, 8QAM, 16QAM, DPSK – Methods, Band Width Efficiency, Carrier Recovery, Clock Recovery.</p> <p>Multiplexing: Frequency Division Multiplexing (FDM), Time Division Multiplexing (TDM), Multiplexing Application, SMDS Switching: Circuit Switching, Packet Switching, Message Switching. Networking and Interfacing Devices: Repeaters, Bridges, Routers, Gateway, Other Devices.</p> | 11        |
| <p><b>Module 2:</b> Basic Concepts of Data Communications, Interfaces and Modems: Data Communication Networks, Protocols and Standards, CAN, UART, USB, I2C, I2S, Line Configuration, Topology, Transmission Modes, Digital Data Transmission, DTE-DCE interface, Categories of Networks – TCP/IP Protocol suite and Comparison with OSI model. IPV4 and IPV6.</p>  | 10        |
| <p><b>Module 3:</b> Error Correction: Types of Errors, Vertical Redundancy Check (VRC), LRC, CRC, Checksum, Error Correction using Hamming code Data Link Control: Line Discipline, Flow Control, Error Control Data Link Protocols: Asynchronous Protocols, Synchronous Protocols, Character Oriented Protocols, Bit-Oriented Protocol, Link Access Procedures.</p>  | 10        |
| <p><b>Module 4:</b> Random Access, Aloha- Carrier Sense Multiple Access (CSMA)- Carrier Sense Multiple Access with Collision Avoidance (CSMA/CA), Controlled Access- Reservation Polling- Token Passing, Channelization, Frequency- Division Multiple Access (FDMA), Time - Division Multiple Access (TDMA), Code - Division Multiple Access (CDMA), OFDM and OFDMA.</p>  | 8         |
| <b>Total Hours</b>  | <b>39</b> |

**TEXT BOOKS:**

1. Data Communication and Computer Networking - B. A.Forouzan, 2nd Ed., 2003, TMH.
2. Advanced Electronic Communication Systems - W. Tomasi, 5th Ed., 2008, PEI

**REFERENCES:**

1. Data and Computer Communications - William Stallings, 8th Ed., 2007, PHI.
2. Data Communication and Tele Processing Systems -T. Housely, 2nd Ed, 2008, BSP.
3. Data Communications and Computer Networks- Brijendra Singh, 2nd Ed., 2005, PHI.
4. Computer Networks; By: Tanenbaum, Andrew S; Pearson Education Pte. Ltd., Delhi, 4<sup>th</sup> Edition

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## D - SOFTWARE ENGINEERING

Maximum Marks – 100; Credits - 3

| Modules   | Hours     |
|---|-----------|
| <b>Module 1 - Introduction</b><br>What is Software Engineering,<br>The Software Process: Software life cycle models Software Requirements: Functional and non-functional requirements, user requirements, system requirements, SRS. Requirements Engineering Processes: Feasibility studies, elicitation and analysis, validation, management. System Models: Content model, Data model, Behavioral model, Object Model   | 10        |
| <b>Module 2 - Architectural Design</b><br>System structuring, control models, modular decomposition, domain-specific architectures, distributed systems architecture.<br>Object-oriented Design: Objects and classes, Object oriented design using UML.<br>Real-time Software Design: System design, real time executives. Design with Reuse: Component-based development, application families, designs patterns.<br>User Interface Design: Design principles, user interaction, information presentation, user support, interface evaluation. | 10        |
| <b>Module 3 - Implementation and Testing</b><br>Choice of programming languages<br>Verification and Validation, Software Testing: Unit testing, Integration Testing, Validation testing, Systems testing<br>Software Maintenance: Legacy systems, software change, software re-engineering, Reverse Engineering.  | 10        |
| <b>Module 4</b><br>Software Project Management: Project planning, scheduling, risk management..<br>Software Cost Estimation: Productivity estimation techniques, algorithmic cost modeling, project duration and staffing.<br>Process Improvement: Process and product quality, process analysis and modeling, process measurement, process CMM.  | 9         |
| <b>Total Hours</b>  | <b>39</b> |

## TEXT BOOKS:

1. R. S. Pressman, *Software Engineering*, 6/e, McGraw Hill, 2002.
2. Ian Sommerville, *Software Engineering*, 6/e, Pearson Education Asia, 2001.
3. Shari Pfleeger, *Software Engineering: Theory and Practice*, Pearson Education 2001.
4. P. Jalote, *An Integrated Approach to Software Engineering*, Narosa, 1993.

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

#### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## ES 15 106 RESEARCH METHODOLOGY

Maximum Marks – 100; Credits - 2

| Modules  | Hours |
|--|-------|
| <b>Module 1</b><br><b>Research Methodology: An Introduction</b><br>Meaning of Research<br>Objectives of Research<br>Motivation in Research<br>Applications of Research<br>Definition of Research<br>Characteristics of Research<br>Types of Research<br>Steps in Research Process<br><br><b>Formulating a Research Problem</b><br>Reviewing the Literature<br>Formulating a Research Problem<br>Identifying Variables<br>Constructing Hypothesis | 7     |
| <b>Module 2</b><br><b>Conceptualising a research design</b><br>Definition of a Research Design<br>Need for Research Design<br>Functions of Research Design<br>Features of a Good Design<br><br><b>Methods of Data Collection</b><br>Collection of Primary Data<br>Observation Method<br>Interview Method<br>Collection of Data through Questionnaires<br>Collection of Data through Schedules  | 7     |
| <b>Module 3</b><br><b>Processing and Analysis of Data</b><br>Processing Operations<br>Elements/Types of Analysis<br>Statistics in Research<br>Measures of Central Tendency<br>Measures of Dispersion<br>Measures of Asymmetry (Skewness)   | 7     |

|  |           |
|--|-----------|
| <p><b>Writing a Research Report</b></p> <p>Research writing in general<br/> Referencing<br/> Writing a Bibliography<br/> Developing an outline<br/> Writing about a variable</p>   |           |
| <p><b>Module 4</b></p> <p>Interpretation of Data and Paper Writing – Layout of a Research Paper, Journals in Computer Science, Impact factor of Journals, When and where to publish ?</p> <p>Ethical issues related to publishing, Plagiarism and Self-Plagiarism</p> <p><b>A study of the use of the following tools</b></p> <p>Matlab / Simulink<br/> LaTeX/ MS Office</p> | 5         |
| <b>Total Hours</b>   | <b>26</b> |

**TEXT BOOKS:**

1. Ranjit Kumar, “Research Methodology: A Step-by-step Guide for Beginners”, Pearson, Second Edition
2. Kothari, C.R, “Research Methodology : Methods and Techniques”, New age International publishers

**REFERENCE BOOKS:**

1. Sanjit K. Mitra, “Digital Signal Processing Laboratory Using MATLAB” , Mcgraw-Hill College, ISBN-13: 978-0073108582
2. Rudra Pratap, “Getting Started with MATLAB: Version 6: A Quick Introduction for Scientists and Engineers”, 2001, Oxford University Press
3. Wayne Goddard and Stuart Melville, “Research Methodology : An Introduction”, 2<sup>nd</sup> Edition, 2001, Juta & Co Ltd

**Internal Continuous Assessment: 100 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

|                        |                  |
|------------------------|------------------|
| Mid Term Internal Test | 40 Marks         |
| Assignment I           | 10 Marks         |
| Assignment II          | 10 Marks         |
| Final Internal Test    | 40 Marks         |
| <b>Total</b>           | <b>100 Marks</b> |

## ES 15 107 SEMINAR

|                |                                       |                   |
|----------------|---------------------------------------|-------------------|
| <b>SEMINAR</b> | <b>Max marks - 100; Hours/week: 2</b> | <b>Credits: 2</b> |
|----------------|---------------------------------------|-------------------|

|  | Hours      |
|--|------------|
| <p><i>Objective: To assess the debating capability of the student to present a technical topic. Also to impart training to students to face audience and present their ideas and thus creating in them self esteem and courage that are essential for engineers.</i></p>   | Per week 2 |
| <p>Individual students are required to choose a topic of their interest from Embedded Systems related topics preferably from outside the M.Tech syllabus and give a seminar on that topic about 15 minutes. A committee consisting of at least three faculty members (preferably specialized in Embedded Systems) shall assess the presentation of the seminar and award marks to the students.</p> <p>Each student shall submit two copies of a write up of his/her seminar topic. One copy shall be returned to the student after duly certifying it by the chairman of the assessing committee and the other will be kept in the departmental library. Internal continuous assessment marks are awarded based on the relevance of the topic, presentation skill, quality of the report and participation.</p> |            |
| <b>Internal continuous assessment: 100 marks</b>   |            |

|                                 |          |                  |
|---------------------------------|----------|------------------|
| Subject Relevance               | :        | 10 marks         |
| Concept/ Knowledge in the topic | :        | 20 marks         |
| Presentation                    | :        | 40 marks         |
| Report                          | :        | 30 marks         |
| <b>Total marks</b>              | <b>:</b> | <b>100 marks</b> |

## ES 15 108 SYSTEM DESIGN USING EMBEDDED PROCESSORS – LABORATORY

*Maximum Marks – 100; Credits - 1*

|    |  | Hours |
|----|--|-------|
|    | <b>Module 1 – ARM Assembly Programming</b>   | 7     |
| 1. | <p>Write a program to add two 32-bit numbers stored in r0 and r1 registers and write the result to r2. The result is stored to a memory location.</p> <p>a) Run the program with breakpoint and verify the result<br/>b) Run the program with stepping and verify the content of registers at each stage</p>   |       |
| 2. | <p>For the following values of <math>a</math> and <math>b</math>, predict the values of the N, Z, V, and C flags produced by performing the operation <math>a + b</math>. Load these values into two ARM registers and modify the program created in above question1 to perform an addition of the two registers. Using the debugger, record the flags after each addition and compare those results with your predictions.</p> <p>Values of <math>a \Rightarrow</math> 1) 0xFFFF0000 2) 0xFFFFFFFF 3) 0x67654321<br/>Values of <math>b \Rightarrow</math> 1) + 0x87654321 2) + 0x12345678 3) + 0x23110000</p> |       |
| 3. | <p>Write a program to multiply two 16-bit numbers stored in r0 and r1 registers and write the result to r3. Put 0xFFFFFFFF and 0x80000000 into the source registers and verify the result.</p>   |       |
| 4. | <p>Write an ARM code to implement the following register swap algorithm using only two registers.</p> <p>a) Using arithmetic instructions<br/>b) Using logical instructions</p>  |       |
| 5. | <p>Write ARM assembly to perform the function of absolute value. Register r0 contains the initial value, and r1 contains the absolute value.</p>   |       |
| 6. | <p>Write ARM assembly to perform the function of division. Registers r1 and r2 contain the dividend and divisor, r3 contains the quotient, and r5 contains the remainder.</p>  |       |
| 7. | <p>Write ARM assembly to perform the following array assignment in C:</p> <pre>for ( i = 0; i &lt;= 10; i++) { a[i] = b[i] + c; }</pre> <p>Assume that r3 contains <math>i</math>, r4 contains <math>c</math>, the starting address of array <math>a</math> is in r1, and the starting address of array <math>b</math> is in r2.</p>   |       |

|    |   |   |
|----|---|---|
|    | <b>Module 2 - Embedded C Programming on ARM Cortex M3/M4 Microcontroller</b>  | 7 |
| 1. | Write a program to turn on green LED (Port B.6) and Blue LED (Port B.7) on STM32L-Discovery by configuring GPIO.  |   |
| 2. | Write a program to toggle green LED (Port B.6) and Blue LED (Port B.7) on STM32L-Discovery by configuring GPIO and using software delays.   |   |
| 3. | Write a program to toggle Blue LED (Port B.6) at a rate of 1 sec. Use Timer3 in polling method for delay generation.  |   |
| 4. | Transmit a string "Programming with ARM Cortex" to PC by configuring the registers of USART2. Use polling method.   |   |
| 5. | Transmit a string "Programming with ARM Cortex" to PC by configuring the registers of USART3. Use polling method.   |   |
|    | <b>Module 3 - ARM Cortex M3/M4 Programming with CMSIS</b>   | 5 |
| 1. | Write a program to toggle the LEDs at the rate of 1 sec using standard peripheral library. Use Timer3 for Delay.  |   |
| 2. | Transmit a string "Programming with ARM Cortex" to PC by using standard peripheral library with the help of USART3. Use polling method.   |   |
| 3. | Receive the data send by PC, compare it with threshold and switch on the Green LED if below threshold and Red LED if above.   |   |
| 4. | Write a program to read the analog input connected to ADC and compare with threshold so as to control the Digital outputs (LEDs). Use standard peripheral library and interrupt method.   |   |
| 5. | Write a program to toggle Blue LED (Port B.6) at a rate of 1 sec using Timer2 in interrupt configuration.   |   |
| 6. | Write a program to toggle Blue LED (Port B.6) at a rate of 1 sec using Timer3in interrupt configuration.  |   |
| 7. | Transmit a data to PC by using standard peripheral library with USART1. Use interrupts method.  |   |
| 8. | Receive a data sent by PC by using standard peripheral library with USART1. Use interrupts method.  |   |
|    | <b>Module 4 - ARM Cortex M3/M4 Peripherals</b>  | 7 |
| 1. | <p><b>Design of a real-time data acquisition &amp; control system using the STM32Lxx ARM Cortex M3 Microcontroller</b></p> <p>It is required to monitor and control the temperature in a boiler which ranges from 0°C to 100°C every <b>1second</b> using the STM32Lxx ARM Cortex M3 Microcontroller. The temperature has to be kept at a set-point of 50°C ± 2°C. The temperature is measured through an RTD sensor and is transmitted through a 4-20 mA two wire transmitter. The 4-20mA is converted to 1 to 5V by 250 ohm terminating resistor. 1 to 5V is available at the analog input port. 1V corresponds</p> |   |

|         | <p>to 0°C and 5V corresponds to 100°C. An ON/OFF relay connected to A PIO Port bit is used to control the heater element. A PC is used as the monitoring and control station.</p> <p>Read the data through ADC and send the data from 0V to 5V in steps of 0.1V. The same has to be repeated after reaching the maximum value of 5V.</p> <p>1. The temperature has to be sent to the PC every 1 second in the following protocol format and the same has to be displayed using the LAS software in WISE-96 on the PC.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>STX</th> <th>MSL</th> <th>CMD</th> <th>SCMD</th> <th>DATA_LO</th> <th>DATA_HI</th> <th>ETX</th> </tr> <tr> <td>byte 1</td> <td>byte 2</td> <td>byte 3</td> <td>byte 4</td> <td>byte 5</td> <td>byte 6</td> <td>byte 7</td> </tr> </table><br><table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>STX</td> <td>:</td> <td>Start of Text</td> <td>02H</td> </tr> <tr> <td>MSL</td> <td>:</td> <td>Message length, in bytes</td> <td></td> </tr> <tr> <td>CMD</td> <td>:</td> <td>Command byte</td> <td>90H</td> </tr> <tr> <td>SCMD</td> <td>:</td> <td>Sub-command byte</td> <td>00H (Channel no)</td> </tr> <tr> <td>DATA_LO</td> <td>:</td> <td>Lower byte of data word</td> <td></td> </tr> <tr> <td>DATA_HI</td> <td>:</td> <td>Upper byte of data word</td> <td></td> </tr> <tr> <td>ETX</td> <td>:</td> <td>End of Text</td> <td>03H</td> </tr> </table> <p>2. Provision should be given for receiving the set-point value of temperature from the PC, and the set point is to be framed in the above protocol format.</p> <p>3. If the transmitter is switched off or if it sends invalid data, i.e, below 4mA, an error message packet similar to the above one with CMD byte set to 95H should be send to the PC, instead of the data packet.</p> <p>Hint: Use a Trimpot to apply the voltage. Use an LED to display the ON/OFF status. ON/OFF control strategy can be used for controlling the power supplied to the heater.</p> | STX                      | MSL              | CMD     | SCMD    | DATA_LO | DATA_HI | ETX | byte 1 | byte 2 | byte 3 | byte 4 | byte 5 | byte 6 | byte 7 | STX | : | Start of Text | 02H | MSL | : | Message length, in bytes |  | CMD | : | Command byte | 90H | SCMD | : | Sub-command byte | 00H (Channel no) | DATA_LO | : | Lower byte of data word |  | DATA_HI | : | Upper byte of data word |  | ETX | : | End of Text | 03H |  |
|---------|---|--------------------------|------------------|---------|---------|---------|---------|-----|--------|--------|--------|--------|--------|--------|--------|-----|---|---------------|-----|-----|---|--------------------------|--|-----|---|--------------|-----|------|---|------------------|------------------|---------|---|-------------------------|--|---------|---|-------------------------|--|-----|---|-------------|-----|--|
| STX     | MSL   | CMD                      | SCMD             | DATA_LO | DATA_HI | ETX     |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| byte 1  | byte 2  | byte 3                   | byte 4           | byte 5  | byte 6  | byte 7  |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| STX     | :   | Start of Text            | 02H              |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| MSL     | :   | Message length, in bytes |                  |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| CMD     | :   | Command byte             | 90H              |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| SCMD    | :   | Sub-command byte         | 00H (Channel no) |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| DATA_LO | :   | Lower byte of data word  |                  |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| DATA_HI | :   | Upper byte of data word  |                  |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
| ETX     | :   | End of Text              | 03H              |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |
|         | Total Hours   | 26                       |                  |         |         |         |         |     |        |        |        |        |        |        |        |     |   |               |     |     |   |                          |  |     |   |              |     |      |   |                  |                  |         |   |                         |  |         |   |                         |  |     |   |             |     |  |

**Software used:** Keil Microvision IDE, 'C' Compiler and Assembler for ARM.

**Platforms used:** PC, STM32L15xxx ARM Cortex M3/M4 Microcontroller Discovery Kits

**REFERENCES:**

1. Embedded/Real Time Systems Concepts, Design and Programming Black Book, Prasad, KVK.
2. The Definitive Guide to the ARM Cortex-M3, Joseph Yiu, Second Edition, Elsevier Inc. 2010.
3. David Seal "ARM Architecture Reference Manual", 2001 Addison Wesley, England; Morgan Kaufmann Publishers

4. Andrew N Sloss, Dominic Symes, Chris Wright, “ARM System Developer's Guide - Designing and Optimizing System Software”, 2006, Elsevier.
5. Steve Furber, “ARM System-on-Chip Architecture”, 2<sup>nd</sup> Edition, Pearson Education.
6. Cortex-M series-ARM Reference Manual
7. Cortex-M3 Technical Reference Manual (TRM)
8. ARM Company Ltd. “ARM Architecture Reference Manual– ARM DDI 0100E”
9. STM32L152xx ARM Cortex M3 Microcontroller Reference Manual
10. ARM v7-M Architecture Reference Manual (ARM v7-M ARM).

**Internal Continuous Assessment: 100 marks**

|                                    |                  |
|------------------------------------|------------------|
| Mid Term Internal Test             | 40 Marks         |
| Laboratory Experiments & Viva Voce | 10 Marks         |
| Final Internal Test                | 50 Marks         |
| <b>Total</b>                       | <b>100 Marks</b> |

## SECOND SEMESTER

### ES 15 201 EMBEDDED OS & RTOS

*Maximum Marks – 100; Credits – 4*

| Modules   | Hours     |
|---|-----------|
| <p><b>Module 1 – Embedded OS (Linux) Internals</b></p> <p>Linux internals: Process Management, File Management, Memory Management, I/O Management.</p> <p>Overview of POSIX APIs,</p> <p>Threads – Creation, Cancellation, POSIX Threads</p> <p>Inter Process Communication – Semaphore, Pipes, FIFO, Shared Memory</p> <p>Kernel: Structure, Kernel Module Programming</p> <p>Schedulers and types of scheduling.</p> <p>Interfacing: Serial, Parallel</p> <p>Interrupt Handling</p> <p>Linux Device Drivers: Character, USB, Block &amp; Network</p>  | 12        |
| <p><b>Module 2 – Open source RTOS</b></p> <p>Basics of RTOS: Real-time concepts, Hard Real time and Soft Real-time, Differences between General Purpose OS &amp; RTOS, Basic architecture of an RTOS, Scheduling Systems, Inter-process communication, Performance Matric in scheduling models, Interrupt management in RTOS environment, Memory management, File systems, I/O Systems, Advantage and disadvantage of RTOS. POSIX standards, RTOS Issues – Selecting a Real Time Operating System, RTOS comparative study.</p> <p>Converting a normal Linux kernel to real time kernel, Xenomai basics.</p> <p>Overview of Open source RTOS for Embedded systems (Free RTOS/ Chibios-RT) and application development.</p> | 12        |
| <p><b>Module 3 – VxWorks / Free RTOS</b></p> <p><b>VxWorks/ Free RTOS</b> Scheduling and Task Management – Realtime scheduling, Task Creation, Intertask Communication, Pipes, Semaphore, Message Queue, Signals, Sockets, Interrupts</p> <p><u>I/O Systems</u> – General Architecture, Device Driver Studies, Driver Module explanation, Implementation of Device Driver for a peripheral</p>  | 8         |
| <p><b>Module 4 – Case study</b></p> <p>Cross compilers, debugging Techniques, Creation of binaries &amp; <b>porting stages for Embedded Development board (Beagle Bone Black, Rpi or similar)</b>, Porting an Embedded OS/ RTOS to a target board ().Testing a real time application on the board</p>   | 7         |
| <b>Tutorial</b>   | 13        |
| <b>Total Hours</b>  | <b>52</b> |

**TEXT BOOKS:**

1. Essential Linux Device Drivers, Venkateswaran Sreekrishnan
2. Writing Linux Device Drivers: A Guide with Exercises, J. Cooperstein
3. Real Time Concepts for Embedded Systems – Qing Li, Elsevier

**REFERENCES:**

1. Embedded Systems Architecture Programming and Design: Raj Kamal, Tata McGraw Hill
2. Embedded/Real Time Systems Concepts, Design and Programming Black Book, Prasad, KVK
3. Software Design for Real-Time Systems: Cooling, J E Proceedings of 17th IEEE Real-Time Systems Symposium December 4-6, 1996 Washington, DC: IEEE Computer Society
4. Real-time Systems – Jane Liu, PH 2000
5. Real-Time Systems Design and Analysis : An Engineer's Handbook: Laplante, Phillip A
6. Structured Development for Real - Time Systems V1 : Introduction and Tools: Ward, Paul T & Mellor, Stephen J
7. Structured Development for Real - Time Systems V2 : Essential Modeling Techniques: Ward, Paul T & Mellor, Stephen J
8. Structured Development for Real - Time Systems V3 : Implementation Modeling Techniques: Ward, Paul T & Mellor, Stephen J
9. Embedded Software Primer: Simon, David E.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## ES 15 202 DESIGN OF DIGITAL SIGNAL PROCESSING SYSTEMS

*Maximum Marks – 100; Credits - 3*

| Modules   | Hours |
|---|-------|
| <p><b>Module 1:</b></p> <p>Introduction to Digital Signal Processing<br/>           Signals in Time and Frequency Domains<br/>           Signals and Filtering<br/>           Architecture of ARM Cortex M3/M4 Processor.<br/>           ADC/ DAC Interfacing to ARM Cortex M3/M4 Processor<br/>           Introduction to MATLAB and SIMULINK</p>  | 9     |
| <p><b>Module 2 - Digital Signal Processing Algorithms:</b></p> <p>Filter Design:<br/>               FIR Digital filter design.<br/>           Frequency Domain<br/>           Fourier Transform:<br/>               DFT, FFT, Spectral Analysis<br/>           DTMF</p>   | 10    |
| <p><b>Module 3 - Digital Signal Processing Application:</b></p> <p>Real-time Implementation:<br/>           Real-time Implementation of FIR Digital filter using ARM Cortex M3/M4 Processor.<br/>           Real-time Implementation of Fast Fourier Transform applications using ARM Cortex M3/M4 Processor.<br/>           Implementation of DTMF Tone Generation and Detection ARM Cortex M3/M4 Processor.</p> | 10    |
| <p><b>Module 4 - Current trends in Digital Signal Processor:</b></p> <p>FPGA Technology<br/>           DSP Technology Requirements<br/>           Design implementation<br/>           Multiply Accumulator (MAC) and Sum of Product (SOP)<br/>           Implementation of Serial/Parallel Convolver using FPGAs<br/>           FPGA Based DSP System Design<br/>           FIR filters</p>                      | 10    |

|  |           |
|--|-----------|
| FIR Theory<br>Designing FIR filters<br>Direct Window Design method<br>Constant Coefficient FIR Design<br>Direct FIR Design<br>Cooley-Tukey FFT Algorithm implementation using FPGA |           |
| <b>Total Hours</b>   | <b>39</b> |

### TEXT BOOKS:

1. Digital Signal Processing Implementation Using the TMS320C6000 DSP Platform, 1<sup>st</sup> Edition; by: Naim Dahnoun
2. The Definitive Guide to the ARM Cortex-M3, Joseph Yiu, Second Edition, Elsevier Inc. 2010
3. DSP Applications using ‘C’ and the TMS320C6X DSK, 1<sup>st</sup> Edition; by: Rulph Chassaing
4. Digital Signal Processing: A System Design Approach, 1<sup>st</sup> Edition; by: David J Defatta J, Lucas Joseph G & Hodkiss William S; John Wiley
5. Digital Signal Processing with Field Programmable Gate Arrays: 2<sup>nd</sup> Edition, by: U. Meyer – Base, Springer

### REFERENCES:

1. Real - Time Digital Signal Processing: Implementations, Applications, and Experiments with the TMS320C55X, Kuo, Sen M, Lee, Bob H, John Wiley & Sons Ltd.
2. Digital Signal Processing, Third Edition, Sanjit K. Mitra, Tata McGRWA Hill
3. Digital Signal Processing – A Practical Guide for Engineers and Scientists, Steven W Smith, Elsevier
4. Digital Signal Processing - A Student Guide, 1<sup>st</sup> Edition; by: T.J. Terrel and Lik-Kwan Shark; Macmillan Press; Ltd.
5. Sanjit K. Mitra, “Digital Signal Processing Laboratory Using MATLAB” , Mcgraw-Hill College, ISBN-13: 978-0073108582
6. Sen M.Kuo , Woon-Seng S. Gan, *Digal Signal Processors: Architectures, Implementations, and Applications* Prentice Hall 2004.
7. Keshab K. Parhi, *VLSI Signal Processing Systems, Design and Implementation*, John Wiley & Sons,1999.
8. Digital Signal Processing, 1<sup>st</sup> Edition; by: Oppenheim A.V and Schafer R.W; PH
9. Digital Signal Processing Laboratory, B. Preetham Kumar, Taylor & Francis, CCS DSP Applications
10. Introduction to Digital Signal Processing, 1<sup>st</sup> Edition; by: John G Proakis, Dimitris G Manolakis

11. Digital Signal Processing Design, 1<sup>st</sup> Edition; by: Andrew Bateman, Warren Yates
12. A Simple approach to Digital Signal processing, 1<sup>st</sup> Edition; by: Kreig Marven & Gillian Ewers; Wiely Interscience
13. DSP FIRST - A Multimedia Approach, 1<sup>st</sup> Edition; by: JAMES H. McClellan, Ronald Schaffer and Mark A. Yoder; Prentice Hall
14. Signal Processing First, 1<sup>st</sup> edition; by: James H. McClellan, Ronald W. Schafer and Mark A. Yoder; Pearson Education
15. Digital Processing of Speech Signals, 1<sup>st</sup> Edition; by: L.R. Rabiner and Schafer R.W; PH
16. Digital Signal Processing – Architecture, Programming and Applications, by: B. Venkataramani & M.Bhaskar; Tata McGraw Hill
17. A Practical Approach to Digital Signal Processing, by: K. Padmanabhan, S. Ananthi & R.Vijayarajeswaran; New Age International Publishers
18. Theory & Application of Digital Signal Processing, 1<sup>st</sup> Edition; by: Rabiner L.R & Gold B; PH
19. Digital Signal Processing, 1<sup>st</sup> Edition; by: P Ramesh Babu,

In addition, National/ International journals in the field, manufacturers Device data sheets and application notes and research papers in journals are to be referred to get practical and application oriented information.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks**

**Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

# ES 15 203 PRODUCT DESIGN & QUALITY MANAGEMENT

Maximum Marks – 100; Credits - 3

| Modules  | Hours     |
|--|-----------|
| <b>Module 1 - Product Design and Development: I</b><br>Development processes, Identifying customer needs, Establishing product specifications, Concept generation, Concept selection, Product architecture, Industrial design.                         | 10        |
| <b>Module 2 - Product Design and Development: II</b><br>Design for Manufacturing, Prototyping, Robust Design, Patents and Intellectual property, Product Development Economics, Managing Product Development Projects.                                 | 10        |
| <b>Module 3 - Total Quality Management I</b><br>Principles and Practices: Definition of quality, Customer satisfaction and Continuous improvement.<br><br><b>Tools and Techniques:</b><br>Statistical Process Control, Quality Systems, Bench Marking. | 10        |
| <b>Module 4 - Total Quality Management II</b><br>Quality Function Deployment, Product Liability, Failure Mode and Effect Analysis, Management Tools.   | 9         |
| <b>Total Hours</b>   | <b>39</b> |

**Note:** Tutorial sessions include Group Discussions and Team Work

## TEXT BOOKS

1. Total Quality Management, Second edition By: Dale H. Besterfield, Pearson Education Asia
2. Product Design & Development; Third edition By: Karl T Ulrich & Steven D Eppinger; Mc Graw Hill

## Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment

details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks**

**Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

**ES 15 204 - ELECTIVE II**  
**&**  
**ES 15 205 - ELECTIVE III**

**A. INTERNET OF THINGS (IoT)**

*Maximum Marks – 100; Credits – 3*

| Modules   | Hours |
|---|-------|
| <p><b>Module 1: The IoT Networking Core :</b></p> <p>Technologies involved in IoT Development:</p> <p><b>Internet/Web and Networking Basics</b></p> <p>OSI Model, Data transfer referred with OSI Model, IP Addressing, Point to Point Data transfer, Point to Multi Point Data transfer &amp; Network Topologies, Sub-netting, Network Topologies referred with Web, Introduction to Web Servers, Introduction to Cloud Computing</p> <p><b>IoT Platform overview</b></p> <p>Overview of IoT supported Hardware platforms such as: Raspberry pi, ARM Cortex Processors, Arduino and Intel Galileo boards.</p> <p>Network Fundamentals:</p> <p>Overview and working principle of Wired Networking equipment's – Router, Switches, Overview and working principle of Wireless Networking equipment's – Access Points, Hubs etc. Linux Network configuration Concepts: Networking configurations in Linux Accessing Hardware &amp; Device Files interactions.</p> | 12    |
| <p><b>Module 2: IoT Architecture:</b></p> <p>History of IoT, M2M – Machine to Machine, Web of Things, IoT protocols</p> <p><b>Applications:</b></p> <p>Remote Monitoring &amp; Sensing, Remote Controlling, Performance Analysis</p> <p><b>The Architecture</b></p> <p>The Layering concepts , IoT Communication Pattern, IoT protocol Architecture, The 6LoWPAN</p> <p><b>Security aspects in IoT</b></p>  | 8     |
| <p><b>Module 3: IoT Application Development:</b></p> <p><b>Application Protocols</b></p>  | 13    |

|   |           |
|---|-----------|
| MQTT, REST/HTTP, CoAP, MySQL<br><b>Back-end Application Designing</b><br>Apache for handling HTTP Requests, PHP & MySQL for data processing, MongoDB Object type Database, HTML, CSS & jQuery for UI Designing, JSON lib for data processing, Security & Privacy during development, Application Development for mobile Platforms: Overview of Android / IOS App Development tools            |           |
| <b>Module 4: Case Study &amp; advanced IoT Applications:</b><br>IoT applications in home, infrastructures, buildings, security, Industries, Home appliances, other IoT electronic equipments. Use of Big Data and Visualization in IoT, Industry 4.0 concepts.<br>Sensors and sensor Node and interfacing using any Embedded target boards (Raspberry Pi / Intel Galileo/ARM Cortex/ Arduino) | 6         |
| <b>Total Hours</b>  | <b>39</b> |

Note: Prior knowledge of basic Wireless & Networking, Wireless Sensor Networks, C programming, Embedded OS is necessary to study this sub

#### TEXT BOOKS:

1. 6LoWPAN: The Wireless Embedded Internet, Zach Shelby, Carsten Bormann, Wiley
2. Internet of Things: Converging Technologies for Smart Environments and Integrated Ecosystems, Dr. Ovidiu Vermesan, Dr. Peter Friess, River Publishers
3. Interconnecting Smart Objects with IP: The Next Internet, Jean-Philippe Vasseur, Adam Dunkels, Morgan Kuffmann

#### REFERENCES:

1. The Internet of Things: From RFID to the Next-Generation Pervasive Networked Lu Yan, Yan Zhang, Laurence T. Yang, Huansheng Ning
2. Internet of Things (A Hands-on-Approach) , Vijay Madiseti , Arshdeep Bahga
3. Designing the Internet of Things , Adrian McEwen (Author), Hakim Cassimally
4. Asoke K Talukder and Roopa R Yavagal, "Mobile Computing," Tata McGraw Hill, 2010.
5. Computer Networks; By: Tanenbaum, Andrew S; Pearson Education Pte. Ltd., Delhi, 4<sup>th</sup> Edition
6. Data and Computer Communications; By: Stallings, William; Pearson Education Pte. Ltd., Delhi, 6<sup>th</sup> Edition
7. F. Adelstein and S.K.S. Gupta, "Fundamentals of Mobile and Pervasive Computing," McGraw Hill, 2009.

8. Cloud Computing Bible, Barrie Sosinsky, Wiley-India, 2010
9. Cloud Security: A Comprehensive Guide to Secure Cloud Computing, Ronald L. Krutz, Russell Dean Vines, Wiley-India, 2010

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks**

**Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## B - MULTIMEDIA COMPRESSION TECHNIQUES

*Maximum Marks – 100; Credits - 3*

| Modules   | Hours     |
|---|-----------|
| <p><b>Module 1 - Introduction</b><br/>                     Special features of Multimedia – Graphics and Image Data Representations – Fundamental Concepts in Video and Digital Audio – Storage requirements for multimedia applications -Need for Compression - Taxonomy of compression techniques – Overview of source coding</p> <p><b>Text Compression</b><br/>                     Compaction techniques – Huffman coding – Adaptive Huffman Coding – Arithmetic coding – Shannon-Fano coding – Dictionary techniques – LZW family algorithms.</p> | 9         |
| <p><b>Module 2 - IMAGE COMPRESSION</b><br/>                     Transform Coding – Discrete Cosine Transform(DCT), Quantization and Coding of Transform Coefficients. JPEG Standard – Sub-band coding algorithms: Design of Filter banks – Wavelet based compression: Implementation using filters – EZW, SPIHT coders – JPEG 2000 standard.</p>  | 10        |
| <p><b>Module 3 - AUDIO COMPRESSION</b><br/>                     Audio compression techniques - <math>\mu</math>- Law and A- Law companding. Frequency domain and filtering – Basic sub-band coding – Application to speech coding – G.722 – Application to audio coding – MPEG audio. Speech compression techniques – LPC and CELP.</p>   | 10        |
| <p><b>Module 4 - VIDEO COMPRESSION</b><br/>                     Video compression techniques and standards – MPEG Video Coding I: MPEG – 1 and 2 – MPEG Video Coding II: MPEG – 4 and 7 – Motion estimation and compensation techniques – H.261 Standard – DVI technology – Packet Video.<br/>                     Multimedia Delivery-Multiplexing, Packetization, Time stamping, Synchronization and playback.</p>  | 10        |
| <b>Total Hours</b>  | <b>39</b> |

### TEXT BOOKS:

1. Khalid Sayood: Introduction to Data Compression, Morgan Kauffman Harcourt India, 3<sup>rd</sup> Edition, 2010
2. David Salomon: Data Compression – The Complete Reference, Springer Verlag New York Inc., 4<sup>th</sup> Edition, 2006.

## REFERENCES:

1. Yun Q. Shi, Huifang Sun: Image and Video Compression for Multimedia Engineering - Fundamentals, Algorithms & Standards, CRC press, 2003.
2. Peter Symes: Digital Video Compression, McGraw Hill Pub., 2004.
3. Mark Nelson: Data compression, BPB Publishers, New Delhi, 2008
4. Mark S. Drew, Ze-Nian Li: Fundamentals of Multimedia, PHI, 1<sup>st</sup> Edition, 2009.
5. Watkinson, J: Compression in Video and Audio, Focal press, London.1995.
6. Jan Vozer: Video Compression for Multimedia, AP Profes, NewYork, 1995
7. Gonzalez and Woods, Digital Image Processing, 3<sup>rd</sup> Ed, PHI

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

#### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## C - INFORMATION SECURITY

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <p><b>Module I - Cryptography</b></p> <p>Introduction to Cryptography: OSI Security Architecture - Security Services, Security Attacks, Security Mechanism. Introduction to Classical Cryptography. Modern Cryptography: Secret key Cryptography - DES, AES. Public key Cryptography - Diffie-Hellman, RSA, ECC. Introduction to Hash Algorithm, Introduction to Digital Signature, Introduction to PKI.</p>   | 10        |
| <p><b>Module II – System Security</b></p> <p>Introduction - Access Control, Intrusion Detection and Prevention. Firewalls: Firewall Design Principles - Firewall Characteristics, Types of Firewalls. Trusted System. Malicious Soft wares: Virus, Trojan Horse, Ad ware/ Spy ware, Worms, Logic Bomb. Cyber Law and Forensics - IT ACT 2000, Cyber Forensics.</p>   | 7         |
| <p><b>Module III - Network Security</b></p> <p>Introduction to Network Concepts, OSI Layers and Protocols, Network Devices, Network layer Security (IPSec) - IP Security Overview, IPSec Architecture, Authentication header, Encapsulating security Payload, Combining Security Associations, Key management. Transport Layer Security - SSL/TLS, SET. Application Layer Security - Authentication Applications, Kerberos, X. 509 Authentication Services. E-mail Security – PGP, S/MIME.</p> | 14        |
| <p><b>Module IV – Embedded Security</b></p> <p>Introduction, Types of Security Features – Physical, Cryptographic, Platform. Kinds of Devices – CDC, CLDC. Embedded Security Design, Keep It Simple and Stupid Principle, Modularity Is Key, Important Rules in Protocol Design, Miniaturization of security, Wireless Security, Security in WSN.</p>  | 8         |
| <b>Total Hours</b>   | <b>39</b> |

### TEXT BOOKS:

1. Cryptography and Network Security: Principles and Practice- William Stallings
2. Practical Embedded Security: Building Secure Resource Constrained Systems - Timothy Stapko, Publisher Newnes.

**REFERENCE BOOKS:**

1. Cryptography: Theory and Practice – 3<sup>rd</sup> Ed. SD Stinson, CRC Press.
2. Information Security for Technical Staff-SEI.
3. Guide to firewalls & network security: with intrusion detection & VPNs- HOLDEN, GREG.
4. CISSP: Certified Information Systems Security Professional Study Guide- Stewart, James Michael Et Al.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## D - ASIC AND SOC

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <b>Module 1</b><br><b>Types of ASICs</b> – Design flow – Economics of ASICs – ASIC cell libraries – CMOS logic cell data path logic cells – I/O cells – cell compilers.  | 10        |
| <b>Module 2</b><br><b>ASIC Library design:</b> Transistors as resistors – parasitic capacitance – logical effort programmable ASIC design software: Design system – logic synthesis – half gate ASIC, ASIC Construction – Floor planning & placement – Routing   | 8         |
| <b>Module 3</b><br><b>System on Chip Design Process:</b> A canonical SoC design, SoC Design Flow – Waterfall vs Spiral, Top-Down versus Bottom-Up. Specification requirements, Types of Specifications, System Design Process, System level design issues- Soft IP vs. Hard IP, Design for Timing Closure- Logic Design Issues, Physical Design Issues; Verification Strategy, On-Chip Buses and Interfaces; Low Power, Manufacturing Test Strategies. MPSoCs. Techniques for designing MPSoCs | 12        |
| <b>Module 4</b><br><b>SoC Verification:</b> Verification technology options, Verification methodology, Verification languages, Verification approaches, and Verification plans. System level verification, Block level verification, Hardware/software co-verification, and Static net list verification.  | 9         |
| <b>Total Hours</b>   | <b>39</b> |

### TEXT BOOKS:

1. “SoC Verification-Methodology and Techniques”, Prakash Rashinkar, Peter Paterson and Leena Singh. Kluwer Academic Publishers, 2001.
2. “Reuse Methodology manual for System-On-A-Chip Designs”, Michael Keating, Pierre Bricaud, Kluwer Academic Publishers, second edition, 2001
3. Smith, "Application Specific Integrated Circuits", Addison-Wesley, 2006

In addition, manufacturers Device data sheets and application notes are to be referred to get practical and application oriented information.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## E - HIGH SPEED DIGITAL DESIGN

*Maximum Marks – 100; Credits - 3*

| Modules   | Hours     |
|---|-----------|
| <p><b>Module 1</b></p> <p><b>Introduction to high speed digital design.</b></p> <p>Frequency, time and distance - Capacitance and inductance effects - High speed properties of logic gates - Speed and power -Modelling of wires -Geometry and electrical properties of wires - Electrical models of wires - transmission lines - lossless LC transmission lines - lossy LRC transmission lines - special transmission lines</p> | 10        |
| <p><b>Module 2</b></p> <p><b>Power distribution and noise</b></p> <p>Power supply network - local power regulation - IR drops - area bonding - onchip bypass capacitors - symbiotic bypass capacitors - power supply isolation - Noise sources in digital system - power supply noise - cross talk - intersymbol interference</p>   | 8         |
| <p><b>Module 3</b></p> <p><b>Signalling convention and circuits</b></p> <p>Signalling modes for transmission lines -signalling over lumped transmission media - signalling over RC interconnect - driving lossy LC lines - simultaneous bi-directional signalling - terminations - transmitter and receiver circuits</p>  | 9         |
| <p><b>Module 4:</b></p> <p><b>Timing convention and synchronisation</b></p> <p>Timing fundamentals - timing properties of clocked storage elements - signals and events -open loop timing level sensitive clocking - pipeline timing - closed loop timing - clock distribution - synchronization failure and metastability - PLL and DLL based clock aligners</p>   | 12        |
| <b>Total Hours</b>  | <b>39</b> |

## TEXT BOOKS:

1. Howard Johnson and Martin Graham, "High Speed Digital Design: A Handbook of Black Magic by", 3rd Edition, (Prentice Hall Modern Semiconductor Design Series' Sub Series: PH Signal Integrity Library), 2006
2. Stephen H. Hall, Garrett W. Hall, and James A. McCall " High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices by ", Wiley , 2007
3. Kerry Bernstein, K.M. Carrig, Christopher M. Durham, and Patrick R. Hansen "High Speed CMOS Design Styles", Springer Wiley 2006
4. Ramesh Harjani "Design of High-Speed Communication Circuits (Selected Topics in Electronics and Systems)" World Scientific Publishing Company 2006

In addition, manufacturers Device data sheets and application notes are to be referred to get practical and application oriented information.

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

#### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## F - EMBEDDED APPLICATIONS IN POWER CONVERSION

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <p><b>Module 1</b></p> <p><u>Power Converters:</u> Power converter system design. Isolated and Non-isolated dc-dc converters. Inverters with square and sinusoidal output. PWM switching – unipolar and bipolar, sine PWM</p> <p><u>Practical Converter design considerations:</u> Power semiconductor devices – Power Diodes, BJT, MOSFET, IGBT. MOSFET &amp; IGBT – Ratings, SOA, Switching characteristics, Gate Charge, Paralleling devices. Dos and Don'ts of using Power MOSFETs, Gate drive characteristics &amp; requirements of power MOSFETs and IGBT modules. Design of turn on and turn off snubbers.</p> <p><u>Magnetic components:</u> Design of high frequency transformer, design of Inductors, design of CTs.</p> | 10        |
| <p><b>Module 2</b></p> <p><u>Design of controllers for Power converters:</u> Micro controllers and DSP based controllers for power conversion. Peripheral interfacing - ADC, Keyboard, LCD display, PWM generation. Design of PWM bridge controller based on low end and high-end controllers. Interfacing of controller output to power module. Designs based on dedicated gate driver ICs. Design of isolated gate drives.</p>   | 9         |
| <p><b>Module 3</b></p> <p><u>Design of UPS:</u> Online, off line UPS. Operation &amp; design criteria of AC switch, Operation &amp; design criteria of battery charger, operation &amp; design criteria of inverter, active PFC circuits. Thermal design of power converters.</p>  | 10        |
| <p><b>Module 4</b></p> <p><u>DC Motor Drives:</u> Design of adjustable speed DC motor drives, speed control of a separately excited motor, design of closed loop control, design chopper controlled DC motor drive, design of four quadrant chopper.</p> <p><u>AC Motor Drives:</u> Design of 3 phase PWM VSI inverter, design of v/f control for induction Motor, design of open loop and closed loop control. Vector control of AC motors, space vectors, vector control strategy for induction motor.</p>   | 10        |
| <b>Total Hours</b>   | <b>39</b> |

## TEXT BOOKS

1. Power Electronics; By: Mohan, Underland, Robbins; John Wiley & Sons
2. Simplified design of Switching Power supplies; By: John D Lenk; EDN series for designers.
3. Design of magnetic components for switched mode power converters; By L Umanad, S.R Bhat; Wiely Eastern ltd.

## REFERENCES

1. MOSFET& IGBT Designers manual, International Rectifier
2. UPS design guide, International Rectifier

In addition, relevant papers in journals & articles etc. are to be referred to get further information.

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

#### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## G - ADVANCED NETWORKING TECHNOLOGIES

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <p><b>Module I</b></p> <p>Troubleshooting and Management – Host Configuration, Connectivity, Testing Path Characteristics, Packet Capture, Device Discovery and Mapping – Troubleshooting Strategies – Components – Bridges, Routers and Switches – Network OS – Novel Netware, Linux.</p>   | 10        |
| <p><b>Module II</b></p> <p>IP next generation – Addressing, Configuration, Security, QOS - VOIP- Issues in VOIP – Distributed Computing and Embedded System – Ubiquitous Computing - VPN.- Understanding Storage Networking – Storage Networking Architecture – The Storage in Storage Networking, The Network in Storage Networking, Basic Software for Storage Networking – SAN Implementation Strategies.</p> | 10        |
| <p><b>Module III</b></p> <p>WDM – WDM Network Design – Control and Management – IP Over WDM – Photonic Packet Switching.</p>   | 10        |
| <p><b>Module IV</b></p> <p>Monitoring and Control – SNMP, V2, V3, RMON, RMON2.</p>   | 9         |
|  | <b>39</b> |

### REFERENCES

1. John D. Sloan, “Network Troubleshooting”, Aug’2001 – O’Reilly.
2. Radic Perlman, “Interconnections: Bridges, Routers, Switches and Internetworking Protocols”, Second Edition, Addison Wesley professional, 1999.
3. Andrew S. Tanenbaum, “Modern operating system”, Pearson Education
4. Silvano gai, “Internetworking IPV6 with CISCO Routers”, McGraw– Hill computer communication series.
5. Tom Clark,” Designing Storage Area Network: A practical reference for implementing fiber channel and IP SAN’s”, Second Edition, Addison Wesley professional, 2003.
6. Richard M Barker Paul Massiglia – John Wiley & Sons Inc., “Storage Area Network Essentials: A complete guide to understanding and implementing SANS“, 2001.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## H - ELECTRONIC PACKAGING

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours |
|--|-------|
| <p><b>Module 1:</b><br/>           Overview of electronic systems packaging, Definition of a system and history of semiconductors , Products and levels of packaging, Packaging aspects of handheld products; Case studies in applications , Definition of PWB.</p> <p>Video on “Sand-to-Silicon” ,Wafer fabrication, inspection and testing , Wafer packaging; Packaging evolution; Chip connection choices , Wire bonding, TAB and flipchip-1 ,Wire bonding, TAB and flipchip-2.</p>   | 8     |
| <p><b>Module 2:</b><br/>           Necessary of packaging. Types , Single chip packages or modules (SCM), Commonly used packages and advanced packages; Materials in packages, Thermal mismatch in packages; Current trends in packaging , Multichip modules (MCM)-types; System-inpackage (SIP);Packaging roadmaps; Hybrid circuits;</p> <p>Electrical Issues – I; Resistive Parasitic , Electrical Issues – II; Capacitive and Inductive Parasitic , Electrical Issues – III; Layout guidelines and the Reflection problem, Electrical Issues – IV; Interconnection.</p>   | 10    |
| <p><b>Module 3:</b><br/>           Benefits from CAD to packages; Introduction to DFM, DFR &amp; DFT 20. Components of a CAD package and its highlights , Design Flow considerations; Beginning a circuit design with schematic work and component layout , Demo and examples of layout and routing; Technology file generation from CAD; DFM check list and design rules; Design for Reliability.</p> <p>Review of CAD output files for PCB fabrication; Photo plotting and mask generation, Process flow-chart; Vias; PWB substrates, Substrates continued; Video highlights; Surface preparation, Photoresist and application methods; UV exposure and developing; Printing technologies for PWBs, PWB etching; Resist stripping; Screen-printing technology, Through-hole manufacture process steps; Panel and pattern plating methods.</p> <p>Video highlights on manufacturing; Solder mask for PWBs; Multilayer PWBs; Introduction to microvias, Microvia technology and Sequential build-up technology process flow for high-density interconnects, Conventional Vs HDI technologies; Flexible circuits; Tutorial session.</p> | 11    |

|   |           |
|---|-----------|
| <p><b>Module 4:</b><br/>SMD benefits; Design issues; Introduction to soldering, Reflow and Wave Soldering methods to attach SMDs, Solders; Wetting of solders; Flux and its properties; Defects in wave soldering, Vapour phase soldering, BGA soldering and Desoldering/ Repair; SMT failures, SMT failure library and Tin Whiskers, Tin-lead and lead-free solders; Phase diagrams; Thermal profiles for reflow soldering; Lead-free alloys, Lead-free solder considerations; Green electronics; RoHS compliance and e-waste recycling issues.</p> <p>Thermal Design considerations in systems packaging, Introduction to embedded passives; Need for embedded passives; Design Library; Embedded resistor processes Embedded capacitors; Processes for embedding capacitors; Case study.</p> | 10        |
| <b>Total Hours</b>  | <b>39</b> |

**TEXT BOOKS:**

1. Rao R. Tummala, Fundamentals of Microsystems Packaging, McGraw Hill, NY, 2001.

**REFERENCES:**

1. William D. Brown, Advanced Electronic Packaging, IEEE Press, 1999.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks**

**Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## ES 15 206 MINI PROJECT

*Maximum Marks – 100; Credits – 2*

The students can select hardware, software or system level mini projects. The mini project can be implemented using **Microcontroller or DSP or FPGA or RTOS** tools which they have studied. A complete product or project can be selected. The project can be done individually or as a group of two students.

### **Internal Continuous Assessment: 100 marks**

Internal continuous assessment is in the form of evaluation, demonstration, presentation etc. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

|                         |                  |
|-------------------------|------------------|
| Attendance & Regularity | 20 Marks         |
| Evaluation I            | 30 Marks         |
| Evaluation II           | 30 Marks         |
| Assessment by Guide     | 20 Marks         |
| <b>Total</b>            | <b>100 Marks</b> |

## ES 15 207 DESIGN OF DIGITAL SIGNAL PROCESSING SYSTEMS - LABORATORY

*Maximum Marks – 100; Credits - 1*

|  | Hours |
|--|-------|
| <p><b>Module 1 - DSP Fundamentals using ARM Cortex M3/M4:</b></p> <p>Experiment 1: Write a program to implement convolution of <math>x(n)</math> with <math>h(n)</math> using linear convolution and verify the result <math>y(n)</math> as below.</p> <p><math>x(n) = [1,1,1,1,0.5,0.5,0.5,0.5]</math> , <math>h(n) = [0.3,0.25,0.2,0.15,0.1,0.05]</math> and</p> <p><math>y(n) == [0.3, 0.55,0.75,0.9,0.85,0.775,0.675,0.6,0.4,0.25,0.15,0.075,0.025]</math></p> <p>Experiment 2: Write a program for circular convolution of the following inputs <math>x(n)</math> and <math>h(n)</math> and Verify the output <math>y(n)</math> as given below.</p> <p><math>x(n) = [1,1,1,2,1,1]</math> , <math>h(n) = [1,1,2,1]</math> and <math>y(n) = [6,5,5,6,6,7]</math></p> <p>Experiment 3: Implement an 8-point DFT for the inputs <math>x(n)</math> and verify the result as <math>X(K)</math>. Where,</p> <p><math>x(n) = [1,1,1,1,1,1,0,0]</math> and <math>X(K) = [ 6,-0.707-j1.707,1-j,0.707+j0.293,0,0.707-j0.293,1+j,-0.707+j1.707]</math>.</p> <p>Experiment 4: Find IDFT of the sequence <math>X(K) = [ 11110000]</math>.</p> <p>Verify that <math>x(n) = [0.5,0.125+j0.30175, 0,0.125+j0.05175, 0,0.125-j0.05175, 0,0.125-j0.30175]</math></p> <p>Experiment 5: Generate the following waveforms using the DAC of ARM Cortex M3/M4 and verify the outputs for different frequencies (1KHz, 2KHz etc.)</p> <ol style="list-style-type: none"> <li>a. Sine wave</li> <li>b. Square wave</li> </ol> <p>Experiment 6: Tone Generation using the DAC of ARM Cortex M3/M4.</p> <ol style="list-style-type: none"> <li>1. Generate a simple tone of a fixed frequency (1 KHz).</li> <li>2. Generate multiple tones using DAC at frequencies starting from 300Hz to 3 KHz with an increment of 100Hz each tone for duration of 1second using timer interrupt.</li> </ol> | 6     |
| <p><b>Module 2 - Digital Signal Processing Algorithms:</b></p> <p>Experiment 1: Design an FIR Low pass Filter with following specification.</p> <p><math>f_p = 1500\text{Hz}</math>, <math>f_s = 2000\text{Hz}</math>, Pass band attenuation = 0.01dB,<br/>Stop band attenuation = 40dB and <math>F_s = 8000\text{ Hz}</math> using Kaiser window.</p>   | 6     |

|   |           |
|---|-----------|
| Experiment 2: Write programs for DFT, FFT using Matlab  |           |
| <p><b>Module 3 - Digital Signal Processing Application:</b></p> <p>Experiment 1: Real-time Implementation of FIR filters</p> <ol style="list-style-type: none"> <li>1. Generate the filter coefficients using Kaiser Window for a low pass FIR filter for the specification as given in experiment 1 of module 2.</li> <li>2. Apply an input signal through ADC and implement the filter on ARM Cortex M3/M4. Vary the input signal frequency and observe the output on an Oscilloscope.</li> <li>3. Repeat the filter for Band pass and High pass.</li> <li>4. Repeat the same with hamming window.</li> </ol> <p>Experiment 2: Fourier Transform</p> <p>Perform FFT analysis for the signal input through ADC and display the input signal as well as the FFT output on PC using Probe point facility. Perform FFT operation for 16, 32 and 64-point FFT. Compute the power spectrum <math>X(K) * X(K) =  X(K) ^2 = X_{real}^2 + X_{imag}^2</math> and plot the same in PC.</p> <p>Experiment 3: DTMF Tone Generation and Detection and its implementation. Generate DTMF Tones. Detect the DTMF tone input through the ADC. Implement the program with Geortzel algorithm.</p> <p>Experiment 4: Implementation of Speech processing applications</p> | 10        |
| <p><b>Module 4 - Current trends in Digital Signal Processor (any two):</b></p> <p>Implementation of Serial/Parallel Convolver using FPGAs<br/> Implementation of a length four FIR filter using VHDL<br/> Designing a four-tap Direct FIR filter using VHDL<br/> Cooley - Tukey FFT Algorithm implementation using FPGA</p>   | 4         |
| <b>Total Hours</b>  | <b>26</b> |

**Software used:** Code Composer Studio, Matlab, Xilinx Foundation series

**Platforms used:** PC, ARM Cortex M3/M4 Starter Kits, Xilinx/ Altera FPGA Kits

**REFERENCES:**

1. Digital Signal Processing Implementation Using the TMS320C6000 DSP Platform, 1<sup>st</sup> Edition; by: Naim Dahnoun
2. DSP Applications using 'C' and the TMS320C6X DSK, 1<sup>st</sup> Edition; by: Rulph Chassaing

3. Digital Signal Processing with Filed Programmable Gate Arrays: 2<sup>nd</sup> Edition, by: U. Meyer – Base, Springer
4. Digital Signal Processing: A System Design Approach, 1<sup>st</sup> Edition; by: David J Defatta J, Lucas Joseph G & Hodkiss William S; John Wiley
5. Real - Time Digital Signal Processing: Implementations, Applications, and Experiments with the TMS320C55X, Kuo, Sen M, Lee, Bob H, John Wiley & Sons Ltd.
6. Digital Signal Processing – Architecture, Programming and Applications, by: B. Venkataramani & M.Bhaskar; Tata McGraw Hill
7. Digital Signal Processing - A Student Guide, 1<sup>st</sup> Edition; by: T.J. Terrel and Lik-Kwan Shark; Macmillan Press; Ltd.

In addition, National/ International journals in the field, manufacturers Device data sheets and application notes and research papers in journals are to be referred to get practical and application oriented information.

**Internal Continuous Assessment: 100 marks**

|                                    |                  |
|------------------------------------|------------------|
| Mid Term Internal Test             | 40 Marks         |
| Laboratory Experiments & Viva Voce | 10 Marks         |
| Final Internal Test                | 50 Marks         |
| <b>Total</b>                       | <b>100 Marks</b> |

## THIRD SEMESTER

ES 15 301 - ELECTIVE IV

&

ES 15 302 - ELECTIVE V

### A - WIRELESS TECHNOLOGIES

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours |
|--|-------|
| <p><b>Module 1 - RF Basics:</b></p> <p><b>Radio Frequency (RF) Fundamentals:</b> <u>Introduction to RF &amp; Wireless Communications Systems, RF and Microwave Spectral Analysis, Communication Standards, Understanding RF &amp; Microwave Specifications.</u> Spectrum Analysis of RF Environment, Protocol Analysis of RF Environment, Units of RF measurements, Factors affecting network range and speed, Environment, Line-of-sight, Interference, Defining differences between physical layers- OFDM, HR/DSSS,MIMO</p> <p><b>Spread Spectrum Concepts:</b> OFDM &amp; HR/DSSS channels, Co-location of HR/DSSS and OFDM systems, Adjacent-channel and co-channel interference, WLAN / WPAN co-existence, CSMA/CA operations</p> <p><b>RF Antenna Concepts:</b> Passive gain, Beam widths, Simple diversity, Polarization, Antenna Mounting, Wireless Antennas and Accessories, RF cables, RF connectors, Lightning arrestors and grounding rods</p> | 8     |
| <p><b>Module 2 – Cellular Standards</b></p> <p>Cellular carriers and Frequencies, Channel allocation, Cell coverage, Cell Splitting, Microcells, Picocells, Handoff, 1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup> and 4<sup>th</sup> Generation Cellular Systems (GSM, CDMA,IS-95, GPRS, EDGE,UMTS, EVDO, CDMA2000), Mobile IP, WCDMA</p>  | 11    |

|  |           |
|--|-----------|
| <p><b>Module 3 – WLAN</b></p> <p><b>Wi-Fi Organizations and Standards:</b> Regulatory Bodies, IEEE, Wi-Fi Alliance, WLAN Connectivity, WLAN QoS &amp; Power-Save, IEEE 802.11 Standards, 802.11-2007, 802.11a/b/g, 802.11e/h/I, 802.11n</p> <p><b>Wi-Fi Hardware &amp; Software:</b> Access Points, WLAN Routers, WLAN Bridges, WLAN Repeaters, WLAN Controllers/Switches, Direct-connect Aps, Distributed-connect Aps, PoE Infrastructure, Midspan, Endpoint, Client hardware and software, Antenna types and uses</p> <p>Wi-Fi Security concepts, Wi-Fi Applications</p> | 11        |
| <p><b>Module 4 – WSN &amp; WPN</b></p> <p>Wireless Personal Area Networks, Bluetooth, Bluetooth Standards, BlueTooth Protocol Architecture, UWB, IEEE 802.15 standards, ZigBee, Sub1GHz, Sensor Networks, Interfacing problems and co-existence strategies in Sensor Networks, Routing protocols in Wireless Sensor Networks.</p>  | 9         |
| <b>Total Hours</b>   | <b>39</b> |

**TEXT BOOKS:**

1. Wireless Communications – Principles and Practice; by Theodore S Rappaport, Pearson Education Pte. Ltd., Delhi
2. Wireless Communications and Networking; By: Stallings, William; Pearson Education Pte. Ltd., Delhi
3. Bluetooth Revealed; By: Miller, Brent A, Bisdikian, Chatschik; Addison Wesley Longman Pte Ltd., Delhi
4. Wilson , “Sensor Technology hand book,” Elsevier publications 2005.
5. Andrea Goldsmith, “Wireless Communications,” Cambridge University Press, 2005

**REFERENCES:**

1. Mobile and Personal Communications Services and Systems; 1<sup>st</sup> Edition; By: Raj Pandya; PHI, New Delhi
2. Fundamentals of Wireless Communication by Tse David and Viswanath Pramod, Cambridge University press, Cambridge
3. Mobile Communications; By: Schiller, Jochen H; Addison Wesley Longman Pte Ltd., Delhi
4. 3G Networks: Architecture, protocols and procedures based on 3GPP specifications for UMTS WCDMA networks, By Kasera, Sumit, Narang, and Nishit, TATA MGH, New Delhi

6. Wireless Sensor Networks: information processing by approach, ZHAO, FENG, GUIBAS and LEONIDAS J, ELSEVIER, New Delhi
7. Holger Karl and Andreas Wiilig, "Protocols and Architectures for Wireless Sensor Networks" John Wiley & Sons Limited 2008.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks**

**Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## B - AUTOMOTIVE ELECTRONICS

Maximum Marks – 100; Credits - 3

| Modules   | Hours     |
|---|-----------|
| <b>Module 1</b><br>Automotive fundamentals: Automotive physical configuration, Engine, ignition system, drive train, suspension, brakes, steering system. Systems approach to control and instrumentation: Characteristics of digital electronic system, Instruments, Control system.   | 7         |
| <b>Module 2</b><br>Basics of Electronic Engine control: Motivation for electronic engine control, concept of an electronic engine control, definition of engine performance terms, Engine Mapping, control strategy, electronic fuel control system, electronic ignition.<br><br>Sensors and actuators: Air flow rate sensor, engine crank shaft angular position sensor, throttles angle sensor, temperature sensor, oxygen sensor, knock sensor. Automotive engine control actuators. | 12        |
| <b>Module 3</b><br>Digital Engine control system: Digital Engine control features, control modes for fuel control, EGR control, Electronic ignition control, integrated engine control system.  | 10        |
| <b>Module 4</b><br>Vehicle motion control: Cruise control system, Antilock braking system, Electronic suspension system, Electronic steering control, automotive instrumentation, on board and off – board diagnostics, occupant protection systems.  | 10        |
| <b>Total Hours</b>  | <b>39</b> |

### TEXT BOOK

1. William B. Ribbens “ Understanding Automotive Electronics” 6<sup>th</sup> Edition, Newnes

### REFERENCE

1. Betchtold., “ Understanding Automotive Electronics” SAE, 1998

In addition, relevant papers in journals & articles etc. are to be referred to get further information.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## C - MIXED SIGNAL SYSTEM DESIGN

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <p><b>Module 1 Introduction</b></p> <p>PN Junctions, Bipolar Vs Unipolar Devices, MOS Transistor operation, MOS Transistor as a Switch, NMOS ,PMOS and CMOS Switches, CMOS Inverter AC and DC Characteristics, Analog Signal Processing, Example of Analog Mixed Signal Circuit Design</p>   | 8         |
| <p><b>Module 2 Digital Sub Circuits</b></p> <p>CMOS Logic implementation basics- Logic gates and Flip flops –Transmission Gates, TG based implementation of multiplexers, de-multiplexers, encoders, decoders. Digital Circuits like ALU, Comparator, Parity generator, Timer, PWM,SRAM and DRAM,CAM</p>   | 10        |
| <p><b>Module 3 Analog Sub circuits</b></p> <p>Ideal Operational Amplifier, Inverting and Non-inverting configuration Differential amplifier basics, VCO, PLL, Comparator characteristics, two stage open loop comparator ,Switched capacitor fundamentals, Switched capacitor amplifier</p>  | 10        |
| <p><b>Module 4 Data Converters</b></p> <p><b>DAC</b> : Static &amp;Dynamic Charatersitics,1 Bit DAC, String DAC, Fully Decoded DAC,PWM DAC, Current scaling, voltage scaling DACs</p> <p><b>ADC</b> : Static &amp;Dynamic Characteristics, Nyquist Criteria , Sample &amp; Hold Circuit ,Quantization error, Concept of over sampling, Counting ADC, Tracking ADC, Successive approximation ADC, Flash ADC, Dual Slope ADC</p> <p><b>Over sampling Data Converters</b> : Over sampling fundamentals, Delta –Sigma Converter basics, <math>\Delta \Sigma</math> Modulator</p> | 11        |
| <b>Total Hours</b>   | <b>39</b> |

## TEXT BOOKS:

1. CMOS Analog Circuit Design, 2<sup>nd</sup> edition; by: Allen, Phillip E, Holberg , Douglas R, Oxford University Press, (Indian Edition)
2. D A John, Ken Martin, Analog Integrated Circuit Design, 1<sup>st</sup> Edition, John Wiley
3. Ken Martin, Digital Integrated Circuit Design, John Wiley
4. Gray Paul R, Meyer, Robert G, Analysis and Design of Analog Integrated Circuits, 3<sup>rd</sup> edition, John Wiley & Sons.
5. Sedra & Smith, Microelectronics Circuits, 5<sup>th</sup> Edition, Oxford University Press, (Indian Edition)
6. Jan M. Rabaey, Anantha Chadrakasan, B. Nikolic ,Digital Integrated Circuits – A Design Perspective 2<sup>nd</sup> Edition, Prentice Hall of India (Eastern Economy Edition).
7. Sung-Mo Kang, Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis & Design, 2<sup>nd</sup> Ed, Tata McGraw Hill

## Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

## End Semester Examination: 50 marks

### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## D - ROBOTICS AND MACHINE VISION

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <p><b>Module 1 - Industrial Robots:</b></p> <p>Basic Concepts of Robotics, Classification and Structure of Robotic Systems<br/>Kinematics Analysis and Coordinate Transformations, Industrial Applications of Robots, and Programming</p>  | 12        |
| <p><b>Module 2 - Introduction Machine Vision:</b></p> <p>Principles of Machine Vision, Vision and factory automation, Human Vision Vs. Machine Vision, Economic Considerations, Machine Vision – System Overview, Image acquisition – Illumination, Image formation and Focusing, Image Detection – Introduction, Types of Cameras; Image Processing and Presentation.</p>   | 8         |
| <p><b>Module 3 - Image Processing Techniques and Transformations:</b></p> <p>Fundamental Concepts of Image Processing, Pixel, Pixel Location. Gray Scale, Quantizing Error and Measurement Error and Histograms. Basic Machine Vision Processing Operators – Monadic one Point Transformations: Identity operator, Inverse Operator, Threshold operator and other operators viz: Inverted Threshold operator, Binary Threshold operator, Inverted Binary Threshold Operator, Gray Scale Threshold and Inverted Gray Scale Threshold Operators; Dyadic Two Point Transformations – Image Addition, Image Subtracting, Image Multiplication; Convolution and Spatial Transformations</p> | 10        |
| <p><b>Module 4 - Edge Enhancement Techniques and Image Analysis:</b></p> <p>Introduction, Digital Filters – Low pass and High Pass filters; Edge Engancement Operators – Laplacian, Roberts Gradient, Sobel and other Local operators. Image Analysis: Thresholding, Pattern Matching and Edge Detection, Back-Propagation Algorithm.</p>  | 9         |
| <b>Total Hours</b>   | <b>39</b> |

## TEXT BOOKS:

1. Machine Vision and Digital Image Processing, by Louis J. Galbiati, Jr. Prentice Hall, Englewood Cliffs, New Jersey.
2. Robotics for Engineers, By, Yoram Koren, McGraw Hill.
3. Robotics and Image Processing – an Introduction, by Janakiraman P. A., Tata McGraw Hill, New Delhi
4. Digital Image Processing and Computer Vision by Robert J.Schalkoff, John Wiley & Sons Inc.

## REFERENCES:

1. Industrial Robotics – Technology, Programming and Applications, by Mikell P. Groover, Mitchell Wein, Roger N. Nagel and Nicholas G. Odrey, McGraw Hill International Edition.
2. Handbook Of Image Processing Operators by Klette, Reinhard & Zamperoni, Piero; John Wiley & Sons Inc
3. Image Processing, Analysis And Machine Vision by Sonka, Milan Et Al
4. Industrial Robotics by Hodges, Bernard, Jaico Publishing House, Delhi
5. Introductory Computer Vision and Image Processing by Adrian Low, McGraw Hill International Editions.

In addition, manufacturers Device data sheets and application notes are to be referred to get practical and application oriented information.

### Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

### End Semester Examination: 50 marks

#### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## E - ELECTRONIC INSTRUMENTATION DESIGN

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <p><b>Module 1</b><br/>Architecture of Instrumentation scheme. Static and dynamic characteristics, errors, standards and calibration. Principle and design of various active and passive transducers. Introduction to semiconductor sensors and its applications.</p> <p>Electrical I/O characteristics of sensors/transducers for measurement of temperature, flow, level, pressure, position and motion. Specifications and selection of sensors/transducers for measurement of temperature, flow, level, pressure, position and motion.</p>   | 8         |
| <p><b>Module 2</b><br/>Amplification, attenuation, isolation, multiplexing, filtering, linearization, compensation, simultaneous sampling &amp; transducer excitation. Operational and Instrumentation Amplifiers. Instrumentation amplifiers and Error Budgets, Noise in low level Amplification.</p>   | 10        |
| <p><b>Module 3</b><br/>Analog Signal Acquisition, Conditioning and Processing, Input grounding, Shielding and Termination Practice. Signal conditioning Error Analysis. DC, Sinusoidal and Harmonic Signal Conditioning, Analog Signal Processing, Devices for Data Conversion – Analog Multiplexers, Sample – Holds, D/A and A/D</p> <p>Sampled Data, Inter sample Error and Interpolation, Aliasing of Signal and Noise, Inter sample and Aperture Error, Signal Recovery and Interpolation</p> <p>Conversion System Design with Computer – Assisted Analysis, System Design Considerations, Computer Assisted Interface Analysis Software</p> | 12        |
| <p><b>Module 4</b><br/>Introduction to smart sensors, Voltage to Frequency Converters and Frequency to Code converters, Data Acquisition methods for multi Channel sensor systems, Smart sensor design, Smart sensor Buses and Interface circuits.</p>   | 9         |
| <b>Total Hours</b>   | <b>39</b> |

## TEXT BOOKS

1. Measurement and Instrumentation Principles, by: Alan S. Morris, Butterworth-Heinemann
2. Advanced Instrumentation and Computer I/O Design, by: Patrick H. Garrett, IEEE Press
3. Data Acquisition and Signal Processing for Smart Sensors, by: Nikolay V. Kirianaki et al., John Wiley & Sons
4. Microsensors MEMS and Smart Devices, by: Julian W. Gardner, Vijay K. Varadan, et al., John Wiley & Sons

## REFERENCES

1. Industrial Instrumentation Principles and Design, 1<sup>st</sup> edition; by:Tattamangalam. R.Padmanabhan, Springer Verlag.
2. Measurement Systems Application and Design, by: Ernest O. Doebelin, McGraw-Hill Science/Engineering/Math
3. Handbook of Transducers, 1<sup>st</sup> edition; by: Harry N.Norton, Prentice Hall.
4. Advances in Distributed Sensor Technology; by: S.S.Iyengar, L.Prasad, Hla Min; Prentice Hall PTR
5. Standard Recommended Practises for Instrumentation & Control, Vol 1-3,11<sup>th</sup> edition; Instrument Society of America.
6. Microsensors: Principles and Applications; by: Gardner, J W, Wiley (1994)
7. Measurement Systems, Application and Design, 4<sup>th</sup> edition; by: Ernest O.Doebelin, McGraw- Hill.
8. Practical Design Techniques For Sensor Signal Conditioning; Seminar Materials@ <http://www.analog.com>
9. Data Acquisition Fundamentals; Application Note AN007 @ <http://www.ni.com>
10. Measurement Systems And Sensors (Hardcover), By: Waldemar Nawrocki , Artech House Publishers
11. Introduction to Instrumentation and Measurements, by: Robert B. Northrop, CRC; 2 edition
12. Microtransducer CAD: Physical and Computational Aspects (Computational Microelectronics) (Hardcover), by: Arokia Nathan (Author), Henry Baltes (Author), Springer

In addition National & International journals in the related topics shall be referred. Manufacturer's device data sheets and application notes are to be referred to get practical application oriented information.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## F - ADVANCED DIGITAL COMMUNICATION

*Maximum Marks – 100; Credits - 3*

| Topics   | Hours     |
|--|-----------|
| <p><b>Module 1:</b><br/>                     Digital communication system (description of different modules of the block diagram), Complex baseband representation of signals, Gram-Schmidt orthogonalization procedure. M-ary orthogonal signals, bi-orthogonal signals, simplex signal waveforms.</p> <p>Pulse amplitude modulation (binary and M-ary, QAM), Pulse position modulation (binary and M-ary), Carrier modulation (M-ary ASK, PSK, FSK, DPSK), Continuous phase modulation (QPSK and variants, MSK, GMSK).</p> | 10        |
| <p><b>Module 2:</b><br/>                     Coherent and non-coherent demodulation: Matched filter, Correlator demodulator, square-law, and envelope detection; Detector: Optimum rule for ML and MAP detection Performance: Bit-error-rate, symbol error rate for coherent and non-coherent schemes.</p>   | 9         |
| <p><b>Module 3:</b><br/>                     Pulse shape design for channels with ISI: Nyquist pulse, Partial response signaling (duo binary and modified duo binary pulses), demodulation; Channel with distortion: Design of transmitting and receiving filters for a known channel and for time varying channel (equalization); Performance: Symbol by symbol detection and BER, symbol and sequence detection, Viterbi algorithm.</p>  | 10        |
| <p><b>Module 4</b><br/>                     Different synchronization techniques (Early-Late Gate, MMSE, ML and spectral line methods).</p> <p>Characteristics of fading channels, Rayleigh and Rician channels, receiver performance-average SNR, outage probability, amount of fading and average bit/symbol error rate.</p>   | 10        |
| <b>Total Hours</b>   | <b>39</b> |

## TEXTBOOKS:

1. J. G. Proakis and M. Salehi, Fundamentals of Communication Systems, Pearson Education, 2005.
2. S. Haykins, Communication Systems, 5th ed., John Wiley, 2008.
3. M. K. Simon, S. M. Hinedi and W. C. Lindsey, Digital Communication Techniques: Signaling and detection, Prentice Hall India, N. Delhi, 1995.
4. W. Tomasi, Advanced Electronic Communication Systems, 4th Ed., Pearson Education, 1998.
5. M. K. Simon and M. S. Alouini, Digital Communication over Fading Channels, 2000.

## REFERENCES:

1. Simon Haykin, Digital Communications, 2006, John Wiley & Sons.
2. B.P. Lathi, Modern Digital and Analog Communication, 3rd Ed., Oxford University Press.
3. Sklar, Digital Communication, 2E, Pearson Education.
4. K. Sam Shanmugham, Digital and Analog Communication Systems, John Wiley & Sons
5. R.E. Ziemer and W.H. Tranter, Principles of Communications, JAICO Publishing House.
6. H. Taub and Schilling, Principles of Communication Systems, TMH
7. Pierre LaFrance, John G. Proakis, Digital Communications, McGraw Hill.
8. Couch, Analog and Digital Communication. 5<sup>th</sup> Ed, PHI

## Internal Continuous Assessment: 50 marks

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

## End Semester Examination: 50 marks

### Question Pattern

Answer any 5 questions by choosing at least one question from each module.

| Module 1              | Module 2              | Module 3              | Module 4              |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## G - VLSI SIGNAL PROCESSING

Maximum Marks – 100; Credits - 3

| Modules  | Hours     |
|--|-----------|
| <p><b>Module 1:</b></p> <p>Graphical representation of DSP algorithms, Dataflow and control flow. Introduction to Pipelining and Parallel Processing, Parallel pipelined design of DSP Algorithms. Retiming: Introduction, Definition and properties, Solving system of inequalities, retiming techniques.</p> <p>Unfolding Introduction, An algorithms for unfolding, Properties of unfolding, Critical path, unfolding and retiming Application of unfolding.</p> <p>Folding: Introduction Folding Transformation, Register Minimization Techniques, Register minimization in folded architectures</p> | 10        |
| <p><b>Module 2:</b></p> <p>Design of VLSI Architectures for Digital Signal Processing: Architectural Design at Register Transfer Level, Design of Data path elements, Control structures, Testable and self-reconfigurable fault-tolerant structures. Speed-Area-Power tradeoff issues related to mixed signal design and SoC.</p>   | 9         |
| <p><b>Module 3:</b></p> <p>Filter structures, Transform structures, Data Flow and Control flow issues. Array processing approaches to DSP solutions. Introduction to spatial filters. Development of VLSI architecture for spatial filter.</p>   | 10        |
| <p><b>Module 4:</b></p> <p>Modern DSP algorithms (Audio, Video and Multimedia) and development of new computational and arithmetic building blocks. VLSI Architecture development for JPEG2000 video CODEC and performance comparisons.</p>  | 10        |
| <b>Total Hours</b>   | <b>39</b> |

### TEXT BOOKS:

1. VLSI Signal Processing Systems - Keshab K Parhi, John Wiley and Son's, NY 1999.
2. Architectures for Digital Signal Processing - Peter Prissch, John Wiley and Son's NY 1998.
3. Introduction to Data Compression, 2nd Edition - Khalid Sayood, Harcourt India, New Delhi, 2000.

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## H - CLOUD COMPUTING

*Maximum Marks – 100; Credits - 3*

| Modules  | Hours     |
|--|-----------|
| <b>Module 1:</b><br>Cloud Computing – History of Cloud Computing – Cloud Architecture – Cloud Storage – Why Cloud Computing Matters – Advantages of Cloud Computing – Disadvantages of Cloud Computing – Companies in the Cloud Today – Cloud Services Web-Based Application – Pros and Cons of Cloud Service Development – Types of Cloud Service Development – Software as a Service – Platform as a Service – Web Services – On-Demand Computing – Discovering Cloud Services Development Services and Tools – Amazon Ec2 – Google App Engine – IBM Clouds. | 10        |
| <b>MODULE 2:</b><br>Centralizing Email Communications – Collaborating on Schedules – Collaborating on To-Do Lists – Collaborating Contact Lists – Cloud Computing for the Community – Collaborating on Group Projects and Events – Cloud Computing for the Corporation.  | 10        |
| <b>MODULE 3:</b><br>Collaborating on Calendars, Schedules and Task Management – Exploring Online Scheduling Applications – Exploring Online Planning and Task Management – Collaborating on Event Management – Collaborating on Contact Management – Collaborating on Project Management – Collaborating on Word Processing - Collaborating on Databases – Storing and Sharing Files.  | 10        |
| <b>MODULE 4:</b><br>Collaborating via Web-Based Communication Tools – Evaluating Web Mail Services – Evaluating Web Conference Tools – Collaborating via Social Networks and Groupware – Collaborating via Blogs and Wikis.  | 9         |
| <b>Total Hours</b>   | <b>39</b> |

### TEXT BOOKS:

1. Michael Miller, Cloud Computing: Web-Based Applications That Change the Way You Work and Collaborate Online, Que Publishing, 2008.

### REFERENCES:

1. Dan C. Marinescu , Cloud computing: Theory and Practice, Morgan Kaufmann, 2013
2. Kai Hwang, Geoffrey C. Fox, Jack J. Dongarra, Distributed and Cloud Computing,,: From Parallel Processing to the Internet of Things, 1/e, Morgan Kaufmann , 2011

**Internal Continuous Assessment: 50 marks**

Internal continuous assessment is in the form of periodical tests, assignments, seminars or a combination of all whichever suits best. There will be two tests per subject. The assessment details are to be announced to the students, right at the beginning of the semester by the teacher.

**End Semester Examination: 50 marks****Question Pattern**

Answer any 5 questions by choosing at least one question from each module.

| <b>Module 1</b>       | <b>Module 2</b>       | <b>Module 3</b>       | <b>Module 4</b>       |
|-----------------------|-----------------------|-----------------------|-----------------------|
| Question 1 : 10 marks | Question 3 : 10 marks | Question 5 : 10 marks | Question 7 : 10 marks |
| Question 2 : 10 marks | Question 4 : 10 marks | Question 6 : 10 marks | Question 8 : 10 marks |

## ES 15 303 SEMINAR

|                |   |                   |
|----------------|---|-------------------|
| <b>SEMINAR</b> | <b>Maximum Marks – 100; Hours/week: 2</b> | <b>Credits: 2</b> |
|----------------|---|-------------------|

|  | Hours      |
|--|------------|
| <p><i>Objective: To assess the debating capability of the student to present a technical topic. Also to impart training to students to face audience and present their ideas and thus creating in them self esteem and courage that are essential for engineers.</i></p>   | Per week 2 |
| <p>Individual students are required to choose a topic of their interest from Embedded Systems related topics preferably from outside the M.Tech syllabus and give a seminar on that topic about 15 minutes. A committee consisting of at least three faculty members (preferably specialized in Embedded Systems) shall assess the presentation of the seminar and award marks to the students.</p> <p>Each student shall submit two copies of a write up of his/her seminar topic. One copy shall be returned to the student after duly certifying it by the chairman of the assessing committee and the other will be kept in the departmental library. Internal continuous assessment marks are awarded based on the relevance of the topic, presentation skill, quality of the report and participation.</p> |            |
| <b>Internal continuous assessment: 100 marks</b>   |            |

|                                 |          |                  |
|---------------------------------|----------|------------------|
| Subject Relevance               | :        | 10 marks         |
| Concept/ Knowledge in the topic | :        | 20 marks         |
| Presentation                    | :        | 40 marks         |
| Report                          | :        | 30 marks         |
| <b>Total marks</b>              | <b>:</b> | <b>100 marks</b> |

|                  |   |                   |
|------------------|---|-------------------|
| <b>ES 15 304</b> | <b>MASTER RESEARCH PROJECT PHASE I</b><br><b>Maximum Marks – 50; Hours/week: 16</b> | <b>Credits: 6</b> |
|------------------|---|-------------------|

*Objective:*

*To improve the professional competency and research aptitude by touching the areas which otherwise not covered by theory or laboratory classes. The project work aims to develop the work practice in students to apply theoretical and practical tools/techniques to solve real life problems related to industry and current research.*

The project work can be a design project/experimental project and/or computer simulation project on any of the topics in electronics design related topics. The project work is allotted individually on different topics. The students shall be encouraged to do their project work in the parent institute itself. If found essential, they may be permitted to continue their project outside the parent institute, subject to the conditions of M.Tech regulations. Department will constitute an Evaluation Committee to review the project work. The Evaluation committee shall be headed by the head of the department with two other faculty members in the area of the project, of which one shall be the project supervisor..

For this a committee

The student is required to undertake the master research project phase 1 during the third semester and the same is continued in the 4<sup>th</sup> semester (Phase 2). Phase 1 consist of preliminary thesis work, two reviews of the work and the submission of preliminary report. First review would highlight the topic, objectives, methodology and expected results. Second review evaluates the progress of the work, preliminary report and scope of the work which is to be completed in the 4<sup>th</sup> semester. The Evaluation committee consists of at least three faculty members of which internal guide and another expert in the specified area of the project shall be two essential members.

**Internal Continuous assessment: 50 Marks**

|                       | <b>Supervisor/ Guide</b> | <b>Evaluation Committee</b> |
|-----------------------|--------------------------|-----------------------------|
| <b>Project Review</b> | <b>20 Marks</b>          | <b>30 Marks</b>             |

## FOURTH SEMESTER

|                  |  |                    |
|------------------|--|--------------------|
| <b>ES 15 401</b> | <b>MASTERS RESEARCH PROJECT PHASE II</b><br><b>Maximum Marks – 100; Hours/week: 24</b> | <b>Credits: 12</b> |
|------------------|--|--------------------|

*Objective:*

*To improve the professional competency and research aptitude by touching the areas which otherwise not covered by theory or laboratory classes. The project work aims to develop the work practice in students to apply theoretical and practical tools/techniques to solve real life problems related to industry and current research.*

Master Research project phase II is a continuation of project phase I started in the third semester. There would be two reviews in the fourth semester, first in the middle of the semester and the second at the end of the semester. First review is to evaluate the progress of the work, presentation and discussion. Second review would be a pre-submission presentation before the evaluation committee to assess the quality and quantum of the work done. This would be a pre qualifying exercise for the students for getting approval by the departmental committee for the submission of the thesis. At least one technical paper is to be prepared for possible publication in journal or conferences. The technical paper is to be submitted along with the thesis. The final evaluation of the project will be external evaluation. This shall be done by a committee constituted for the purpose by the principal of the college. The concerned head of the department shall be the chairman of this committee. It shall have two senior faculty members from the same department, project supervisor and the external supervisor, if any, of the student and an external expert either from an academic/R&D organization or from Industry as members.

**Internal Continuous assessment: 100 Marks**

|                       | <b>Supervisor/ Guide</b> | <b>External Expert</b> | <b>Evaluation Committee</b> |
|-----------------------|--------------------------|------------------------|-----------------------------|
| <b>Project Review</b> | <b>30 Marks</b>          | <b>30 Marks</b>        | <b>40 Marks</b>             |