## **National Institute of Electronics & Information Technology**

Advt. No. NHQ12/22/2025-NC (3160304)  Document Verification and Interview Schedule for Edtech Project			
Date	Subject	Schedule	
11th September 2025 (Thursday)	Team Lead (VLSI Design), VLSI Design Expert/ Jr. VLSI Engineer,	Document Verification	9:30 AM - 12:00 PM
	Sr. Trainers (VLSI Design)/ Sr. VLSI Engineer, Team Leader (platform Development Team), DevOps Engineer	Interview	11:00 AM onwards
12th September 2025 (Friday)	Full Stack Engineer, Graphics Designer,	Document Verification	9:30 AM - 12:00 PM
	Sr. Resource Person, Consultant (Design Verification & EDA Integration)	Interview	11:00 AM onwards
	NOTE: List of Eligible Candidates will be up	oloaded in due course.	
	Venue for Document Verification an National Institute of Electronics & Informa	ation Technology	
	NIELIT Bhawan, Plot No. 3, PSP Sector-8, Dwarka, New Delhi-1	·	