

National Institute of Electronics & Information Technology

Advt. No. NHQ12/22/2025-NC (3160304)			
Document Verification and Interview Schedule for Edtech Project			
Date	Subject	Schedule	
11th September 2025 (Thursday)	Team Lead (VLSI Design), VLSI Design Expert/ Jr. VLSI Engineer, Sr. Trainers (VLSI Design)/ Sr. VLSI Engineer, Team Leader (platform Development Team), DevOps Engineer	Document Verification	9:30 AM - 12:00 PM
		Interview	11:00 AM onwards
12th September 2025 (Friday)	Full Stack Engineer, Graphics Designer, Sr. Resource Person, Consultant (Design Verification & EDA Integration)	Document Verification	9:30 AM - 12:00 PM
		Interview	11:00 AM onwards
NOTE: List of Eligible Candidates will be uploaded in due course.			
Venue for Document Verification and Interview: National Institute of Electronics & Information Technology NIELIT Bhawan, Plot No. 3, PSP Pocket, Sector-8, Dwarka, New Delhi-110077			